Anand Bulusu
VIDWAN ID: 49684

Dr Anand Bulusu

Male Doctor of Philosophy
Associate Professor | Electronics and Communication Engineering
Indian Institute of Technology, Roorkee
Uttarakhand
Expertise: Electrical and Electronic Engineering
162 Publications
0 Projects
1049 Scopus Citations
961 CrossRef
16 Years 1 Month Total Experience
Publications
162 Total
Articles
70
Chapters
2
Proceedings
90
Activity

No publication activity to display.

Scopus Scopus
1,049 Citations
17 h-index
CrossRef CrossRef
961 Citations
16 h-index
Google Scholar Google Scholar

Loading Scholar statistics...

Professional Recognition

No Data Found

There is currently nothing to display here.

Community & Membership

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Personal Details

Doctor of Philosophy
2006
N/A
Associate Professor
Sep 2012 – Present
Indian Institute of Technology, Roorkee | Electronics and Communication Engineering
Assistant Professor
Dec 2008 – Dec 2010
Indian Institute of Technology, Roorkee | Electronics and Communication Engineering
Engineering and Technology
Electrical and Electronic Engineering

Related Profiles

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

METHOD OF FABRICATION OF DUAL/ASYMMETRIC DIELECTRIC CONSTANT SPACERS IN MULTIGATE FET DEVICES

INDIAN INSTITUTE OF TECHNOLOGY ROORKEE
- Patent No. : IN201203164I1 Filed : 10-10-2012
Published : 15-08-2014 Published

Scholarly Publications

Optimum body bias constraints for leakage reduction in high-k complementary metal-oxide-semiconductor circuits

Open Access
Journal Article
Japanese Journal of Applied Physics. Year: 2009. Volume: 48 , Issue: 5R , Pages: 054501 .
Authors: Chawda, P.K.

Efficient nanoscale VLSI standard cell library characterization using a novel delay model

Conference Paper
Year: 2011. Pages: 458-463 .
Authors: Sandeep Miryala; Baljit Kaur; Bulusu Anand; Sanjeev Manhas

Device circuit co-design issues in vertical nanowire CMOS platform

Journal Article
IEEE Electron Device Letters. Year: 2012. Volume: 33 , Issue: 7 , Pages: 934-936 .
Authors: Satish Maheshwaram; S. K. Manhas; Gaurav Kaushal; Bulusu Anand; Navab Singh

The impact of process-induced mechanical stress on multi-fingered device performance

Conference Paper
Year: 2012. Volume: 8549 .
Authors: Naushad Alam; S. Dasgupta; Bulusu Anand

A proposed output buffer at 90 nm technology with minimum signal switching noise at 83.3MHz

Conference Paper
Year: 2011. Pages: 108-113 .
Authors: Arnab K. Biswas; A. Bulusu; S. Dasgupta

Vertical silicon nanowire gate-all-around field effect transistor based nanoscale CMOS

Journal Article
IEEE Electron Device Letters. Year: 2011. Volume: 32 , Issue: 8 , Pages: 1011-1013 .
Authors: Satish Maheshwaram; S. K. Manhas; Gaurav Kaushal; Bulusu Anand; Navab Singh

Impact of dummy poly on the process-induced mechanical stress enhanced circuit performance

Conference Paper
Year: 2012. Volume: 7373 LNCS , Pages: 357-359 .
Authors: Naushad Alam; Bulusu Anand; Sudeb Dasgupta

Low complexity encoder for crosstalk reduction in RLC modeled interconnects

Conference Paper
Year: 2012. Volume: 7373 LNCS , Pages: 40-45 .
Authors: Gunti Nagendra Babu; Brajesh Kumar Kaushik; Anand Bulusu; Manoj Kumar Majumder
Showing 1 to 8 of 162 publications