Preeti Ranjan Panda
VIDWAN ID: 16656

Prof Preeti Ranjan Panda

Male Doctor of Philosophy
Professor (HAG) | Department of Computer Science and Engineering
Indian Institute of Technology, Delhi
Delhi
Expertise: Electrical and Electronic Engineering
137 Publications
0 Projects
2138 Scopus Citations
1500 CrossRef
11 Years 7 Months Total Experience
Publications
137 Total
Articles
63
Books
1
Chapters
4
Proceedings
69
Activity

No publication activity to display.

Scopus Scopus
2,138 Citations
22 h-index
CrossRef CrossRef
1,500 Citations
18 h-index
Google Scholar Google Scholar

Loading Scholar statistics...

Professional Recognition

No Data Found

There is currently nothing to display here.

Community & Membership

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Personal Details

Doctor of Philosophy
N/A
Professor (HAG)
Jul 2019 – Present
Indian Institute of Technology, Delhi | Department of Computer Science and Engineering
Professor
Feb 2015 – Jul 2019
Indian Institute of Technology, Delhi | Department of Computer Science and Engineering
Engineering and Technology
Electrical and Electronic Engineering

Related Profiles

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Scholarly Publications

Estimating the Complexity of Synthesized Designs from FSM Specifications

Journal Article
IEEE Design & Test of Computers. Year: 1993. Volume: 10 , Issue: 1 , Pages: 30-35 .
Authors: B. Mitra; P.R. Panda; P.P. Chaudhuri

A flexible scheme for state assignment based on characteristics of the FSM

Conference Paper
Year: 1992. Pages: 226-229 .

Estimating the complexity of synthesized designs from fsm specifications

Conference Paper
Year: 1992. Pages: 175-180 .
Authors: B. Mitra; P.R. Panda; P.P. Chaudhuri

Low power mapping of behavioral arrays to multiple memories

Conference Paper
Year: 1996. Pages: 289-292 .

Memory organization for improved data cache performance in embedded processors

Conference Paper
Year: 1996. Pages: 90-95 .

Reducing address bus transition for low power memory mapping

Conference Paper
Year: 1996. Pages: 63-67 .
Authors: P.R. Panda; N.D. Dutt

Reducing address bus transitions for low power memory mapping

Conference Paper
Year: 1996. Pages: 63-67 .

1995 High Level Synthesis design repository

Open Access
Conference Paper
Year: 1995. Pages: 170-174 .
Authors: Preeti R. Panda; Nikil D. Dutt
Showing 1 to 8 of 137 publications