Smruti Ranjan Sarangi
VIDWAN ID: 70099

Prof Smruti Ranjan Sarangi

Male Doctor of Philosophy
Associate Professor | Department of Computer Science and Engineering
Indian Institute of Technology, Delhi
Delhi
Expertise: Computer Science Software Engineering
130 Publications
0 Projects
3313 Scopus Citations
2682 CrossRef
15 Years 8 Months Total Experience
Publications
130 Total
Articles
48
Proceedings
82
Activity

No publication activity to display.

Scopus Scopus
3,313 Citations
22 h-index
CrossRef CrossRef
2,682 Citations
20 h-index
Google Scholar Google Scholar

Loading Scholar statistics...

Professional Recognition

No Data Found

There is currently nothing to display here.

Community & Membership

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Personal Details

Doctor of Philosophy
2007
N/A
Associate Professor
Jan 2011 – Present
Indian Institute of Technology, Delhi | Department of Computer Science and Engineering
Engineering and Technology
Computer Science Software Engineering

Related Profiles

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

SYSTEM AND METHOD FOR IMPROVING THE PERFORMANCE OF AN ARCHITECTURAL SIMULATOR

INDIAN INSTITUTE OF TECHNOLOGY DELHI
- Patent No. : IN201811014613A Filed : 17-04-2018
Published : 18-10-2019 Published

A SYSTEM-ON-CHIP WITH IN-BUILT MECHANISM AND METHOD FOR IDENTIFICATION OF FAULTY COMPONENTS IN THE SYSTEM-ON-CHIP

INDIAN INSTITUTE OF TECHNOLOGY DELHI
- Patent No. : IN201811006458A Filed : 20-02-2018
Published : 23-08-2019 Published

METHOD OF SCHEDULING OF TASKS IN AN IOT NETWORK

INDIAN INSTITUTE OF TECHNOLOGY DELHI
- Patent No. : IN201711000557A Filed : 05-01-2017
Published : 06-07-2018 Published

Scholarly Publications

A scalable, efficient and general Monte Carlo scheme for generating synthetic web request streams

Journal Article
Year: 2003. Volume: 18 , Issue: 3 , Pages: 121-128 .

Phoenix: detecting and recovering from permanent processor design bugs with programmable hardware

Conference Paper
Year: 2006. Pages: 26-37 .
Authors: Smruti Sarangi; Abhishek Tiwari; Josep Torrellas

CADRE: Cycle-accurate deterministic replay for hardware debugging

Conference Paper
Year: 2006. Volume: 2006 , Pages: 301-310 .
Authors: S.R. Sarangi; B. Greskamp; J. Torrellas

Energy-efficient thread-level speculation

Journal Article
IEEE Micro. Year: 2006. Volume: 26 , Issue: 1 , Pages: 80-91 .
Authors: J. Renau; K. Strauss; L. Ceze; Wei Liu; S.R. Sarangi; J. Tuck; J. Torrellas

ReSlice: Selective re-execution of long-retired misspeculated instructions using forward slicing

Conference Paper
Year: 2005. Pages: 257-268 .
Authors: S.R. Sarangi; Wei Liu; J. Torrellas; Yuanyuan Zhou

Thread-level speculation on a CMP can be energy efficient

Conference Paper
Year: 2005. Pages: 219-228 .
Authors: Jose Renau; Karin Strauss; Luis Ceze; Wei Liu; Smruti Sarangi; James Tuck; Josep Torrellas

LightSim: A leakage aware ultrafast temperature simulator

Conference Paper
Year: 2014. Pages: 855-860 .
Authors: Smruti R. Sarangi; Gayathri Ananthanarayanan; M. Balakrishnan

Amdahl's law in the era of process variation

Journal Article
International Journal of High Performance Systems Architecture. Year: 2013. Volume: 4 , Issue: 4 , Pages: 218-230 .
Authors: Gayathri Ananthanarayanan; Geetika Malhotra; M. Balakrishnan; Smruti R. Sarangi
Showing 1 to 8 of 130 publications