Shet K Sathisha
VIDWAN ID: 474468

Prof Shet K Sathisha

Male Doctor of Philosophy
Associate Professor | Department of WILP
Birla Institute of Technology & Sciences, Pilani
Rajasthan
Expertise: Electrical and Electronic Engineering
12 Publications
0 Projects
59 Scopus Citations
44 CrossRef
3 Years 7 Months Total Experience
Publications
12 Total
Articles
7
Chapters
1
Proceedings
4
Activity

No publication activity to display.

Scopus Scopus
59 Citations
5 h-index
CrossRef CrossRef
44 Citations
4 h-index
Google Scholar Google Scholar

Loading Scholar statistics...

Professional Recognition

No Data Found

There is currently nothing to display here.

Community & Membership

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Personal Details

Doctor of Philosophy
2019
Guru Nanak Khalsa College, Yamuna Nagar
Associate Professor
Feb 2023 – Present
Birla Institute of Technology & Sciences, Pilani | Department of WILP
Engineering and Technology
Electrical and Electronic Engineering

Related Profiles

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Scholarly Publications

Non-Contact Advance Method of COVID-19 Detection using CNN Algorithm

Open Access
Journal Article
Wireless Communications and Mobile Computing. Year: 2021. Volume: 2022 , Issue: 1 , Pages: 1-11 .
Authors: Latha B N; SIDDESH G K; Dr. MALLIKARJUNA GOWDA C. P; H. R. Shashidhara; K. Sathish Shet; K. Shashi Raj; V. Arunarashmi; S. Chaithanya; B. N. Latha; DAWIT MAMIRU TERESSA

Neuro Fuzzy Model Based Routing Protocol in Mobile Ad-Hoc Networks

Open Access
Journal Article
International Journal of Computer Network and Information Security. Year: 2022. Volume: 14 , Issue: 6 , Pages: 54-75 .
Authors: Siddesh G. K.; New Horizon College of Engineering, Bengalore-560103, India; Anu H.; Chaithanya S.; Sathish Shet K.

Novel high-speed reconfigurable FPGA architectures for EMD-based image steganography

Journal Article
Multimedia Tools and Applications. Year: 2019. Volume: 78 , Issue: 13 , Pages: 18309-18338 .
Authors: Shet, K.S.; Aswath, A.R.; Hanumantharaju, M.C.; Gao, X.-Z.

Design and development of new reconfigurable architectures for LSB/multi-bit image steganography system

Journal Article
Multimedia Tools and Applications. Year: 2017. Volume: 76 , Issue: 11 , Pages: 13197-13219 .
Authors: K. Sathish Shet; A. R. Aswath; M. C. Hanumantharaju; Xiao-Zhi Gao

Image steganography using integer wavelet transform based on color space approach

Conference Paper
Year: 2014. Volume: 327 , Pages: 839-848 .
Authors: K. Sathish Shet; Nagaveni; A. R. Aswath

Mitigation of spectrum sensing data falsification attack using multilayer perception in cognitive radio networks

Journal Article
Acta IMEKO. Year: 2022. Volume: 11 , Issue: 1 , Pages: 7 .
Authors: Nanjundaswamy, M.K.; Babu, A.A.; Shet, S.; Selvaraj, N.; Kovelakuntla, J.

Optimized register level transfer mechanism for ASIC-based memscomputing

Open Access
Journal Article
Modern Electronic Materials. Year: 2024. Volume: 10 , Issue: 1 , Pages: 19-28 .
Authors: B. M. Shilpa; Sathisha K. Shet

Hardware Architecture for image steganography based on LSB technique

Conference Paper
Year: 2013.
Authors: KS Shet, A R Aswath, Alka Singh
Showing 1 to 8 of 12 publications