Ministry of Education
Pradipta Dutta
VIDWAN ID: 118564

Dr Pradipta Dutta

Male Doctor of Philosophy
Associate Professor | School of Electronics Engineering
Kalinga Institute of Industrial Technology, Bhubaneswar
Odisha
Expertise: Electrical and Electronic Engineering
ORCID 0000-0002-2518-2184 Scopus 36600330800 ResearcherID AAL-1400-2020 Google Scholar yl5UV4AAAAJ
View older version My Dashboard
31 Publications
0 Projects
147 Scopus Citations
120 CrossRef
19 Years 2 Months Total Experience
Publications
31 Total
Articles
18
Proceedings
13
Activity

No publication activity to display.

Scopus Scopus
147 Citations
8 h-index
CrossRef CrossRef
120 Citations
7 h-index
Google Scholar Google Scholar

Loading Scholar statistics...

Professional Recognition

No Data Found

There is currently nothing to display here.

Community & Membership

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Personal Details

Doctor of Philosophy
N/A
Associate Professor
Jul 2007 – Present
Kalinga Institute of Industrial Technology, Bhubaneswar | School of Electronics Engineering
Engineering and Technology
Electrical and Electronic Engineering

Related Profiles

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Scholarly Publications

Radiation Effects of Heavy Ions and Alpha Particles on GaSb-InAs DGTFET at 20 nm channel node

Conference Paper
Year: 2025.
Authors: Sushan Saha; Pradipta Dutta; Avigyan De; Somnath Karmakar; Sunrit Bhadra; Payel Saha
DOI 10.1109/AESPC67542.2025.11326860

Design and Performance Analysis of JLDGTFET Based Inverter Circuit with Material Variation and Switching Characteristics

Conference Paper
Year: 2025.
Authors: Sadhana Subhadarshini Mohanty; Bristi Hajra; Jyotishko Chakrabotry; Pradipta Dutta
DOI 10.1109/AESPC67542.2025.11326847

A Review on Logic Gate Design and Layout Optimization in Cadence Virtuoso for Low-Power VLSI Applications

Conference Paper
Year: 2025.
Authors: Bristi Hajra; Jyotishko Chakrabotry; Pradipta Dutta
DOI 10.1109/AESPC67542.2025.11326799

Foundational Design and Transient Analysis of NAND Gate and Inverter in Cadence Virtuoso for CMOS Logic Circuits

Conference Paper
Year: 2025.
Authors: Jyotishko Chakrabotry; Bristi Hajra; Pradipta Dutta
DOI 10.1109/AESPC67542.2025.11326845

Optimizing GaSb/Si Ferroelectric Heterojunction Vertical TFET for Low-Power Devices and Circuits

Journal Article
Integrated Ferroelectrics. Year: 2026.
Authors: Manish Verma; Pradipta Dutta; Arindam Basak; Ramesh Kumar; Ashish Kumar Singh
DOI 10.1080/10584587.2026.2676611

Impact of Left Side Back Gate Misalignment Effect in an Analytical Tunneling Current Modeling of an Ultrathin Asymmetric DG TFET

Journal Article
SILICON. Year: 2021. Volume: 13 , Issue: 4 , Pages: 929-938 .
Authors: Dutta, P.
DOI 10.1007/s12633-020-00431-3

Unified drain current model for independently driven Double Gate MOSFETs

Conference Paper
Year: 2010. Pages: 44-47 .
Authors: Syamal, B.; Sarkar, C.K.; Dutta, P.; Mohankumar, N.
DOI 10.1109/ICM.2010.5696185 Crossref Crossref: 3 Scopus Scopus: 5

Muti-carrier CDMA overview with BPSK modulation in Rayleigh channel

Conference Paper
Year: 2010. Pages: 464-469 .
Authors: Pallavi, P.; Dutta, P.
DOI 10.1109/ICCSIT.2010.5563806 Crossref Crossref: 7 Scopus Scopus: 10
Showing 1 to 8 of 31 publications