Dr Sambhu Nath Pradhan
Professor
| Department of Electronics and Communication Engineering
National Institute of Technology, Agartala
Tripura
Expertise:
Electrical and Electronic Engineering
84
Publications
5
Projects
466
Scopus Citations
348
CrossRef
16 Years 4 Months Total Experience
Scopus
466
Citations
11
h-index
CrossRef
348
Citations
9
h-index
Google Scholar
Loading Scholar statistics...
Professional Recognition
Young Scientist Award
2013
DST
Community & Membership
No Data Found
There is currently nothing to display here.
No Data Found
There is currently nothing to display here.
Personal Details
Doctor of Philosophy
2010
Indian Institute of Technology, Ropar
Master of Engineering
2004
N/A
Bachelor of Technology
2002
N/A
Professor
Feb 2024 – Present
National Institute of Technology, Agartala
| Department of Electronics and Communication Engineering
Associate Professor
Feb 2019 – Feb 2024
National Institute of Technology, Agartala
| Department of Electronics and Communication Engineering
Assistant Professor
May 2010 – Feb 2019
National Institute of Technology, Agartala
Engineering and Technology
Scholarly Work
DESIGN AND DEVELOPMENT OF HIGH DATA RATE DEMODULATOR
CompletedSMDP-C2SD
CompletedTHERMAL AWARE LOGIC SYNTHESIS
CompletedLOW POWER VLSI CIRCUIT DESIGN
CompletedMODERNISATION OF AUDIO VIDEO LABORATORY
CompletedSOME TECHNIQUES TO REDUCE LEAKAGE OF LOGIC CIRCUITS
POWER AND THERMAL AWARE CIRCUIT SYNTHESIS USING GENETIC ALGORITHM
STUDIES OF SOFT COMPUTING TECHNIQUES FOR FACIAL EXPRESSION RECOGNITION
SOME STUDIES ON POWER AND NOISE REDUCTION OF POWER GATING CIRCUIT
STUDY ON POWER SUPPLY NOISE AND CLOCK JITTER OF INTEGRATED CIRCUIT
LOW POWER TECHNIQUES FOR INTEGRATED CIRCUITS BASED ON DYNAMICALLY CONTROLLED CLOCK AND POWER GATING
POWER AND TEMPERATURE AWARE CIRCUIT TESTING
THERMAL AWARE LOGIC SYNTHESIS
SOME TECHNIQUES TO REDUCE POWER CONSUMPTION OF NETWORK-ON-CHIP ROUTER
TIME EFFICIENT THERMAL AWARE DESIGN AUTOMATION FOR MACROCELL FLOORPLAN AND GATE ARRAY PLACEMENT
SOME APPROACHES TO REDUCE THE BIAS TEMPERATURE INSTABILITY RELATED AGING DEGRADATION OF LOGIC CIRCUITS
Efficient Hardware Realizations of Empirical Mode Decomposition and Some Other Related Algorithms for Signal Processing in Real-Time
Growth of Zero-dimensional (0D) Carbon Nanomaterial Sensitized TiO2 Nanorod Photoanodes for Photoelectrochemical Solar Energy Conversion
PCB DESIGN OF PORTABLE AIR QUALITY MONITORING SYSTEM WITH ENHANCED BATTERY LIFE
S. N. Pradhan
K. D. Purkayastha
D. Nath
V. K. Sing and
B. Debbarma
-
Application No. :
202031038999
Filed :
09-09-2020
Published :
11-03-2022
Published
Scholarly Publications
An Elitist Non-Dominated Multi-Objective Genetic Algorithm Based Temperature Aware Circuit Synthesis
Open AccessAn FPGA-Based Approach to Eliminate the End Effect of EMD Using Grey Prediction Model
Design and analysis of a low power strategy in finite state machines implemented in configurable logic blocks
10.1504/IJES.2022.125440
Scopus: 2
Design of Power Gated SRAM Cell for Reducing the NBTI Effect and Leakage Power Dissipation During the Hold Operation
Temperature Aware Bi-partitioning Multi-level Logic Synthesis
A meta-heuristic search-based input vector control approach to co-optimize NBTI effect, PBTI effect, and leakage power simultaneously
Design and Lifetime Estimation of Low-Power 6-Input Look-Up Table Used in Modern FPGA
Low power design of 16-bit synchronous counter by introducing effective clock monitoring circuits
Showing 1 to 8 of 84 publications