SIDDHARTH KALA
VIDWAN ID: 445263

Dr SIDDHARTH KALA

Male Doctor of Philosophy
Post-Doctoral Fellow
Gujarat
Expertise: Electrical and Electronic Engineering
43 Publications
0 Projects
299 Scopus Citations
245 CrossRef
3 Years 1 Month Total Experience
Publications
43 Total
Articles
17
Proceedings
26
Activity

No publication activity to display.

Scopus Scopus
299 Citations
9 h-index
CrossRef CrossRef
245 Citations
7 h-index
Google Scholar Google Scholar

Loading Scholar statistics...

Professional Recognition

No Data Found

There is currently nothing to display here.

Community & Membership

No Data Found

There is currently nothing to display here.

IEEE YOUNG PROFESSIONALS
MEMBER
Jan 2023
IEEE MEMBERSHIP
MEMBER
Jan 2023
IEEE Circuits and Systems Society
MEMBER
Jan 2023

Personal Details

Doctor of Philosophy
2021
N/A
Master of Technology
2016
N/A
Bachelor of Engineering
2013
N/A
Post-Doctoral Fellow
Apr 2025 – Present
Unknown Organization
Assistant Professor
Aug 2023 – Mar 2025
PARUL UNIVERSITY | Department of Engineering and Technology
Engineering and Technology
Electrical and Electronic Engineering

Related Profiles

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Dynamic comparator with method for optimizing speed

NATIONAL INSTITUTE OF TECHNOLOGY GOA
- Patent No. : 413432 Filed : 21-08-2017
Published : 30-11--0001 Granted

Scholarly Publications

Random Forest Regression Analysis for Estimating Dielectric Properties in Epoxy Composites Doped with Hybrid Nano Fillers

Journal Article
Journal of Macromolecular Science Part B. Year: 2024. Volume: 63 , Issue: 12 , Pages: 1297-1311 .
Authors: Bansi Shingala; Piyushkumar Panchal; Sanketsinh Thakor; Prince Jain; Anand Joshi; Chandan R. Vaja; R. K. Siddharth; V. A. Rana

A 2.5 GHz, 1-Kb SRAM with Auxiliary Circuit Assisted Sense Amplifier in 65-nm CMOS Process

Conference Paper
Year: 2023. Volume: 2023-January , Pages: 115-120 .
Authors: Rupesh D. Kadhao; Siddharth R. K.; Nithin Kumar Y. B.; Vasantha M. H.; Devesh Dwivedi

Approximate Three-Operand Binary Adder for Error-Resilient Applications

Conference Paper
Year: 2023. Pages: 287-291 .
Authors: Darshan Halliyavar; Siddharth R. K.; Vasantha M. H.; Nithin Kumar Y. B.; Sithara R.

A 11-ns, 3.85-fJ, Deep Sub-threshold, Energy Efficient Level Shifter in 65-nm CMOS

Conference Paper
Year: 2023. Volume: 2023-May .
Authors: Rathod Balaji; R.K. Siddharth; Sanmitra Naik; Y.B. Nithin Kumar; M.H. Vasantha; Edoardo Bonizzoni

A 1-V, 10-bit, 250 MS/s, Current-Steering Segmented DAC for Video Applications

Conference Paper
Year: 2021. Volume: 2021-July , Pages: 19-24 .
Authors: Shiv Chandra Kumar; Siddharth R. K; Nithin Kumar Y. B; Vasantha M. H

An Error Bound Particle Swarm Optimization for Analog Circuit Sizing

Open Access
Journal Article
IEEE Access. Year: 2024. Volume: 12 , Pages: 50126-50136 .
Authors: K. G. Shreeharsha; R. K. Siddharth; M. H. Vasantha; Y. B. Nithin Kumar

Power Reduction of a Level Triggered D Flip-Flop using Clock Gating and Power Gating Techniques

Conference Paper
Year: 2024. Pages: 99-103 .
Authors: Yamana Ashok Kumar; Nithin Kumar Y.B; Vasantha M.H; Siddharth R.K.

Digitally Controlled CMOS Schmitt Trigger with Tunable Hysteresis for Low-Power Applications

Conference Paper
Year: 2025. Pages: 186-191 .
Authors: Ratna Sagar Bodula; Siddharth R.K.; Vasantha M.H.; Nithin Kumar Y. B.
Showing 1 to 8 of 43 publications