Ministry of Education
Chetan Kumar Vudadha
VIDWAN ID: 228784

Prof Chetan Kumar Vudadha

Male Doctor of Philosophy
Associate Professor | Department of Electrical and Electronics engineering
Birla Institute of Technology & Sciences, Pilani
Telangana
Expertise: Electrical and Electronic Engineering
ORCID 0000-0002-0277-2931 Scopus 54782042700 ResearcherID W-9189-2019 Google Scholar 353v6v4AAAAJ
View older version My Dashboard
66 Publications
3 Projects
502 Scopus Citations
404 CrossRef
16 Years 10 Months Total Experience
Publications
66 Total
Articles
17
Chapters
1
Proceedings
48
Activity

No publication activity to display.

Scopus Scopus
502 Citations
14 h-index
CrossRef CrossRef
404 Citations
12 h-index
Google Scholar Google Scholar

Loading Scholar statistics...

Professional Recognition

Best Campus Recruit
2007
Wipro Technologies
Bronze Leaf Certificate
2013
IEEE PrimeAsia 2013

Community & Membership

No Data Found

There is currently nothing to display here.

Institute of Electrical and Electronics Engineers (IEEE)
Member
Jan 2011

Personal Details

Doctor of Philosophy
2018
Central Institute of Post Harvest Engineering and Technology
Associate Professor
Nov 2011 – Present
Birla Institute of Technology & Sciences, Pilani | Department of Electrical and Electronics engineering
Visiting Faculty
Jul 2018 – Nov 2018
Birla Institute of Technology & Sciences, Pilani | Department of Electrical and Electronics engineering
Lecturer
Nov 2011 – Jul 2018
Birla Institute of Technology & Sciences, Pilani | Department of Electrical and Electronics engineering
Project Engineer
Jul 2006 – Jun 2008
Wipro Technologies
Engineering and Technology
Electrical and Electronic Engineering

Related Profiles

Scholarly Work

A Novel 2:1 Multiplexer based Approach to Implement Ternary Logic Circuits
Other
Role: Principal Investigator Grant: SRG/2020/000202
Amount: ₹9.01 Lac
Duration: 2020 – Ongoing
RISC-V based Approximate Processor and its FPGA Prototype for Image processing Applications
Other
Role: Principal Investigator Grant: BITS/GAU/ACRG/2019/H0283
Amount: ₹4.70 Lac
Duration: 2019 – Ongoing
Design and Synthesis methodologies for CNFET-based Multi-Valued Logic Circuits
Completed
Role: Principal Investigator Grant: BITS/GAU/RIG/2019/H0283
Amount: ₹2 Lac
Duration: 2019 – 2021

Design of a Power-Efficient Carbon Nanotube Field Effect Transistor (CNFET)-Based Ternary Logic Processor

University BITS-Pilani
Year 2023
Downloads 0
No Data Found

There is currently nothing to display here.

Scholarly Publications

Optimization of Reversible Circuits Using Gate Pair Classification

Journal Article
SN Computer Science. Year: 2022. Volume: 3 , Issue: 1 .
Authors: P. Sai Phaneendra; Chetan Vudadha; M. B. Srinivas
DOI 10.1007/s42979-021-00900-5 Crossref Crossref: 1 Scopus Scopus: 1

Design of High-Speed and Power-Efficient Ternary Prefix Adders Using CNFETs

Journal Article
IEEE Transactions on Nanotechnology. Year: 2018. Volume: 17 , Issue: 4 , Pages: 772-782 .
Authors: Chetan Kumar Vudadha; Srinivas M.B.
DOI 10.1109/TNANO.2018.2832649 Crossref Crossref: 23 Scopus Scopus: 31

Design methodologies for ternary logic circuits

Conference Paper
Year: 2018. Volume: 2018-May , Pages: 192-197 .
Authors: Chetan Kumar Vudadha; MB Srinivas
DOI 10.1109/ISMVL.2018.00041 Crossref Crossref: 29 Scopus Scopus: 42

Synthesis of Ternary Logic Circuits Using 2:1 Multiplexers

Journal Article
IEEE Transactions on Circuits and Systems I: Regular Papers. Year: 2018. Volume: 65 , Issue: 12 , Pages: 4313-4325 .
Authors: Chetan Vudadha; Ajay Surya; Saurabh Agrawal; M. B. Srinivas
DOI 10.1109/TCSI.2018.2838258 Crossref Crossref: 71 Scopus Scopus: 83

Design of area optimised, energy efficient quaternary circuits using CNTFETs

Conference Paper
Year: 2019. Pages: 280-283 .
Authors: Poojan Patel; Nikita Doddapaneni; Sharvani Gadgil; Chetan Vudadha
DOI 10.1109/iSES47678.2019.00069 Crossref Crossref: 9 Scopus Scopus: 8

FILA: Fault-model for interconnection links in application-specific network-on-chip design

Conference Paper
Year: 2020. Volume: 2020-October .
Authors: P. Veda Bhanu; Chetan Vudadha; J. Soumya
DOI 10.1109/iscas45731.2020.9181268 Crossref Crossref: 1 Scopus Scopus: 1

A novel low power ternary multiplier design using CNFETs

Conference Paper
Year: 2020. Pages: 25-30 .
Authors: Harita Sirugudi; Sharvani Gadgil; Chetan Vudadha
DOI 10.1109/VLSID49098.2020.00022 Crossref Crossref: 16 Scopus Scopus: 23

Design of CNTFET-Based Ternary ALU Using 2:1 Multiplexer Based Approach

Journal Article
IEEE Transactions on Nanotechnology. Year: 2020. Volume: 19 , Pages: 661-671 .
Authors: Sharvani Gadgil; Chetan Vudadha
DOI 10.1109/TNANO.2020.3018867 Crossref Crossref: 53 Scopus Scopus: 58
Showing 1 to 8 of 66 publications