Pavitra Y J
VIDWAN ID: 94359

Prof Pavitra Y J

Female Master of Technology
Assistant Professor | Department of Electronics and Communication Engineering
PES UNIVERSITY, BANGLORE
Karnataka
Expertise: Electrical and Electronic Engineering
15 Publications
0 Projects
22 Scopus Citations
18 CrossRef
19 Years 2 Months Total Experience
Publications
15 Total
Articles
3
Proceedings
12
Activity

No publication activity to display.

Scopus Scopus
22 Citations
3 h-index
CrossRef CrossRef
18 Citations
3 h-index
Google Scholar Google Scholar

Loading Scholar statistics...

Professional Recognition

2nd Rank in M.Tech
2007
VTU

Community & Membership

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Personal Details

Master of Technology
2007
N/A
Assistant Professor
Jul 2007 – Present
PES UNIVERSITY, BANGLORE | Department of Electronics and Communication Engineering
Engineering and Technology
Electrical and Electronic Engineering

Related Profiles

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Digital Circuit realization using simulated annealing

PES University
- Application No. : 201941036091 Filed : 30-11--0001
Published : 30-11--0001 Published

Digital Circuit realization with partitioning

PES University
- Application No. : 201941036092 Filed : 30-11--0001
Published : 30-11--0001 Published

Scholarly Publications

Design of compressor-based multipliers using simulated annealing for arithmetic logic unit

Journal Article
Neural Computing & Applications. Year: 2025. Volume: 37 , Issue: 33 , Pages: 27747-27757 .
Authors: Y. J. Pavitra; J. Manikandan

Area and Delay Optimized Approximate Parallel Prefix Adders for Image Processing Applications

Conference Paper
Year: 2025. Volume: 1294 , Pages: 541-556 .
Authors: G. Dharani; Y. J. Pavitra

Design of 3-2 Adder Compressor using FinFET Technology for Low Power

Conference Paper
Year: 2025. Pages: 416-422 .
Authors: Mahammed Mubarak; Mallepalli Hitesh; Nishanth Shetty; Y. J. Pavitra

Design of High-Speed Multipliers using Counter based 4:2 Compressor with Pre-Processing

Conference Paper
Year: 2024. Pages: 125-129 .
Authors: Pavitra Y J; Mahanta Talakal

Realization and Optimization of Combinational Circuits Using Simulated Annealing and Partitioning Approach

Journal Article
IETE Journal of Research. Year: 2024. Volume: 70 , Issue: 4 , Pages: 4137-4148 .
Authors: Y.J. Pavitra; S. Jamuna; J. Manikandan

A Gaussian filter-based window for efficient SAR image matching

Journal Article
Journal of Spatial Science. Year: 2024. Volume: 69 , Issue: 2 , Pages: 681-697 .
Authors: Sourabh Paul; Pavitra Y.; Rehana S.; Vineesha D.

Design and Evaluation of Arithmetic and Logic Unit Using Simulated Annealing

Conference Paper
Year: 2023. Pages: 47-53 .
Authors: Pavitra Y J; Jamuna S; Manikandan J

Lifetime Improvement of Non Volatile Memory Cache by Write Restriction

Conference Paper
Year: 2023.
Authors: Pavitra Y J; Jamuna S; Manikandan J; Nikhil Chandra Reddy N
Showing 1 to 8 of 15 publications