Ministry of Education
Surajit Kumar Roy
VIDWAN ID: 94291

Dr Surajit Kumar Roy

Male Doctor of Philosophy
Associate Professor | Department of Information Technology
INDIAN INSTITUTE OF ENGINEERING SCIENCE AND TECHNOLOGY, SHIBPUR (2007)
West Bengal
Expertise: Computer Science Hardware and Architecture
ORCID 0000-0003-3458-6874
View older version My Dashboard
2 Publications
1 Projects
0 Scopus Citations
0 CrossRef
3 Years 8 Months Total Experience
Publications
2 Total
Articles
2
Activity

No publication activity to display.

Scopus Scopus
0 Citations
0 h-index
CrossRef CrossRef
0 Citations
0 h-index
Google Scholar Google Scholar

Loading Scholar statistics...

Professional Recognition

Best PhD Thesis Award
2016
Asian Test Symposium 2016

Community & Membership

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Personal Details

Doctor of Philosophy
2016
N/A
Associate Professor
May 2007 – —
INDIAN INSTITUTE OF ENGINEERING SCIENCE AND TECHNOLOGY, SHIBPUR | Department of Information Technology
Lecturer
Sep 2004 – May 2007
Academy of Technology 169
Engineering and Technology
Computer Science Hardware and Architecture

Related Profiles

Organisation (0)

No Data Found

There is currently nothing to display here.

Scholarly Work

Design-for-Test Solutions for 3D Integrated Circuits
Completed
Agency: Department of Science and Technology Role: Co-Principal Investigator
Amount: ₹89 Lac
Duration: 2019 – 2023

Test and Recovery of Through Silicon Vias (TSVs) in Three Dimensional Integrated Circuits (3D ICs

University IIEST, Shibpur
Year 2022
Downloads 0

Thermal Estimation and Efficient Test Scheduling of Three-Dimensional Integrated Circuits

University IIEST, Shibpur
Year 2024
Downloads 0
No Data Found

There is currently nothing to display here.

Scholarly Publications

A Two-Stage Authentication and Anomaly Detection Model for Securing IIoT Systems

Journal Article
SN Computer Science. Year: 2026. Volume: 7 , Issue: 5 , Pages: 469 .
Authors: Tithi Ghosh; Chandan Giri; Surajit Kumar Roy
DOI 10.1007/s42979-026-05046-w

Test Architecture Optimization for Post-bond Test and Pre-bond Tests of 3D SoCs Using TAM Reuse

Journal Article
IETE Journal of Research. Year: 2023. Volume: 69 , Issue: 3 , Pages: 1475-1485 .
Authors: Surajit Kumar Roy; Chandan Giri
DOI 10.1080/03772063.2020.1870873