Matcha Surya Prakash
VIDWAN ID: 603422

Dr Matcha Surya Prakash

Male Doctor of Philosophy
Assistant Professor (Grade-II) | Department of Electronics and Communication Engineering
National Institute of Technology, Calicut
Kerala
Expertise: Telecommunications
17 Publications
0 Projects
110 Scopus Citations
81 CrossRef
8 Years 3 Months Total Experience
Publications
17 Total
Articles
7
Proceedings
10
Activity

No publication activity to display.

Scopus Scopus
110 Citations
5 h-index
CrossRef CrossRef
81 Citations
4 h-index
Google Scholar Google Scholar

Loading Scholar statistics...

Professional Recognition

No Data Found

There is currently nothing to display here.

Community & Membership

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Personal Details

Doctor of Philosophy
N/A
Assistant Professor (Grade-II)
Jun 2018 – Present
National Institute of Technology, Calicut | Department of Electronics and Communication Engineering
Engineering and Technology
Telecommunications

Related Profiles

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Scholarly Publications

Memory-Based Parallel FFT Architecture for High Speed Applications

Conference Paper
Year: 2025. Volume: 1430 LNEE , Pages: 59-69 .
Authors: Mohan Rao Thokala; M. Surya Prakash

Design of any codeword length parallel long BCH encoders with the help of an efficient C-utility

Conference Paper
Year: 2015.
Authors: Sagar Koorapati; Surya Prakash M

An efficient hardware architecture for deblocking filter in HEVC

Conference Paper
Year: 2021. Volume: 661 , Pages: 599-609 .
Authors: P. Kopperundevi; M. Surya Prakash

A Hardware Architecture for Sample Adaptive Offset Filter in HEVC

Conference Paper
Year: 2021. Pages: 181-186 .
Authors: P. Kopperundevi; Matcha Surya Prakash

An Improved Dark Channel Prior for Fast Dehazing of Outdoor Images

Conference Paper
Year: 2022.
Authors: Vidyamol K; Dr. M. Surya Prakash

Residue adder design for the modulo set {2n- 1, 2n, 2n+1- 1} and its application in DCT architecture for HEVC

Conference Paper
Year: 2022.
Authors: P. Kopperundevi; M. Surya Prakash

Methods to develop high throughput hardware architectures for HEVC Deblocking Filter using mixed pipelined-block processing techniques

Journal Article
Microelectronics Journal. Year: 2022. Volume: 123 .
Authors: P. Kopperundevi; M. Surya Prakash

A Novel Low-Complexity Approach to Drowsiness detection Using One Bit Bayes Classifier

Conference Paper
Year: 2024. Pages: 58-65 .
Authors: Naveen Jones; M. Surya Prakash; Anup Aprem
Showing 1 to 8 of 17 publications