Ministry of Education
Gopisetti Vijay Kumar
VIDWAN ID: 601697

Mr Gopisetti Vijay Kumar

Male Master of Technology
Assistant Professor | Deparment of Electronics and Communication Engineering
St. Peters Engineering College
Telangana
Expertise: Electrical and Electronic Engineering
ORCID 0009-0008-5490-8424 Scopus 60021125000 ResearcherID OBN-6688-2025 Google Scholar #NAME?
View older version My Dashboard
4 Publications
0 Projects
7 Scopus Citations
3 CrossRef
2 Years 3 Months Total Experience
Publications
4 Total
Articles
2
Proceedings
2
Activity

No publication activity to display.

Scopus Scopus
7 Citations
2 h-index
CrossRef CrossRef
3 Citations
1 h-index
Google Scholar Google Scholar

Loading Scholar statistics...

Professional Recognition

Best Presentation Award
2024
ARIIA 2024

Community & Membership

No Data Found

There is currently nothing to display here.

mpb_member_year
mpb_name

Personal Details

Master of Technology
2013
N/A
Assistant Professor
Jun 2024 – Present
St. Peters Engineering College | Deparment of Electronics and Communication Engineering
Engineering and Technology
Electrical and Electronic Engineering

Related Profiles

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

SYSTEM AND METHOD FOR PREDICTING AND MANAGING STUDENT STRESS USING ARTIFICIAL INTELLIGENCE AND PHYSIOLOGICAL DATA ANALYSIS

Gopisetti Vijay Kumar
- Patent No. : 50/2024 Filed : 12-08-2024
Published : 13-12-2024 Published

Scholarly Publications

Content-based image retrieval using genetic algorithm retrieval effectiveness in terms of precision and recall

Journal Article
Journal of Advanced Research in Dynamical and Control Systems. Year: 2017.
Authors: Gantala, A.; Telagam, N.; Kumar, G.V.; Anjaneyulu, P.; Murali Prasad, R.
Scopus Scopus: 3

Enhanced Dual-Axis Solar Tracking System with Integrated Weather Monitoring

Conference Paper
Year: 2024.
Authors: Vijay Kumar Gopisetti; Dalal Kadim Sakr; Jamal K. Abbas; Narapogu Harshitha; Narasimhan Santhosh; Surgan Praveen Goud; Siddamshetty Maneesha
DOI 10.1109/ARIIA63345.2024.11051966 Crossref Crossref: 1 Scopus Scopus: 2

Byte-Enable Memory Architecture for FPGA Systems: A Verilog Implementation

Conference Paper
Year: 2025. Pages: 1-5 .
Authors: Kumar, M.A.; Kumar, G.V.; Karthick, S.; Telagam, N.; Punya, M.; Karthik, T.
DOI 10.1109/EAIC66483.2025.11101679

Comparative analysis of CNTFET and CMOS logic based arithmetic logic unit

Open Access
Journal Article
Journal of Nano- and Electronic Physics. Year: 2017. Volume: 9 , Issue: 4 , Pages: 04018-1-04018-4 .
Authors: Nehru, K.; Nagarjuna, T.; Vijay, G.
DOI 10.21272/jnep.9(4).04018 Crossref Crossref: 2 Scopus Scopus: 2