Santanu Mahapatra
VIDWAN ID: 54784

Dr Santanu Mahapatra

Male Doctor of Philosophy
Professor | Electronic Systems Engineering
Indian Institute of Science, Bangalore
Karnataka
Expertise: Nanoscience and Nanotechnology
138 Publications
0 Projects
2248 Scopus Citations
1957 CrossRef
21 Years 1 Month Total Experience
Publications
138 Total
Articles
108
Proceedings
30
Activity

No publication activity to display.

Scopus Scopus
2,248 Citations
28 h-index
CrossRef CrossRef
1,957 Citations
24 h-index
Google Scholar Google Scholar

Loading Scholar statistics...

Professional Recognition

No Data Found

There is currently nothing to display here.

Community & Membership

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Personal Details

Doctor of Philosophy
2005
N/A
Master of Technology
2001
N/A
Bachelor of Engineering
1999
N/A
Professor
Dec 2015 – Present
Indian Institute of Science, Bangalore | Electronic Systems Engineering
Associate Professor
Sep 2010 – Dec 2015
Indian Institute of Science, Bangalore | Electronic Systems Engineering
Assistant Professor
Aug 2005 – Sep 2010
Indian Institute of Science, Bangalore | Electronic Systems Engineering
Engineering and Technology
Nanoscience and Nanotechnology

Related Profiles

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

A Graphene Based Thermoelectric Generator

Indian Institute of Science
- Patent No. : 404071 Filed : 14-08-2013
Published : 22-08-2022 Granted

AN N-TYPE TUNNEL FEET DEVICE WITH STRAINED SIGE LAYER AT SOURCE

Indian Institute of Science
IN
- Patent No. : IN200702057I4 Filed : 13-09-2007
Published : 11-09-2009 Published

Scholarly Publications

Nano-wires for room temperature operated hybrid CMOS-NANO integrated circuits

Conference Paper
Year: 2005. Volume: 48 , Pages: 260-597 .
Authors: S. Ecoffey; V. Pott; D. Bouvet; M. Mazza; S. Mahapatra; A. Schmid; Y. Leblebici; M.J. Declercq; A.M. Ionescu

Realization of multiple valued logic and memory by hybrid SETMOS architecture

Journal Article
IEEE Transactions on Nanotechnology. Year: 2005. Volume: 4 , Issue: 6 , Pages: 705-714 .
Authors: S. Mahapatra; A.M. Ionescu

A hybrid CMOS-SET co-fabrication platform using nano-grain polysilicon wires

Conference Paper
Microelectronic Engineering. Year: 2005. Volume: 78-79 , Issue: 1-4 , Pages: 239-243 .
Authors: S. Ecoffey; V. Pott; S. Mahapatra; D. Bouvet; P. Fazan; A.M. Ionescu

Performance enhancement of the tunnel field effect transistor using a SiGe source

Conference Paper
Year: 2007. Pages: 111-114 .
Authors: Nayan B. Patel; A. Ramesha; Santanu Mahapatra

Electrical conduction in 10 nm thin polysilicon wires from 4 to 400 K and their operation for hybrid memory

Open Access
Review
Japanese Journal of Applied Physics. Year: 2006. Volume: 45 , Issue: 6 B , Pages: 5461-5466 .
Authors: Serge Ecoffey; Didier Bouvet; Santanu Mahapatra; Gilles Reimbold; Adrian Mihai Ionescu

Assessment of SET logic robustness through noise margin modeling

Journal Article
IEEE Transactions on Electron Devices. Year: 2008. Volume: 55 , Issue: 3 , Pages: 909-915 .
Authors: Chaitanya Sathe; Surya Shankar Dan; Santanu Mahapatra

Modeling and analysis of noise margin in SET logic

Conference Paper
Year: 2007. Pages: 207-212 .
Authors: Chaitanya Sathe; Santanu Mahapatra

Necessity for quantum mechanical simulation for the future technology nodes

Conference Paper
Year: 2007. Pages: 880-883 .
Authors: Biswajit Ray; K. Shubhakar; Santanu Mahapatra
Showing 17 to 24 of 138 publications