JITESH SHINDE
VIDWAN ID: 536557
28 Publications
0 Projects
144 Scopus Citations
119 CrossRef
Publications
28 Total
Articles
12
Books
2
Chapters
3
Proceedings
11
Activity

No publication activity to display.

Scopus Scopus
144 Citations
5 h-index
CrossRef CrossRef
119 Citations
4 h-index
Google Scholar Google Scholar

Loading Scholar statistics...

Professional Recognition

No Data Found

There is currently nothing to display here.

Community & Membership

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Personal Details

No Information Available

No information is available at this time.

No Information Available

No information is available at this time.

No Information Available

No expertise information is available at this time.

Related Profiles

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Scholarly Publications

Deep Learning-Based EEG Signal Classification for Real-Time Emotion Recognition: Performance Evaluation Using Multi-Channel Biosensor Arrays

Conference Paper
Year: 2026.
Authors: Rakesh Nayak; D Christo Stalin; B. Rex Cyril; Vikas Pandey; Aman Jolly; Jitesh R. Shinde

Thermal analysis of flat plate solar air heater system with radiation reflectors and W-shaped roughness: artificial neural network & machine learning approach

Open Access
Journal Article
Scientific Reports. Year: 2026. Volume: 16 , Issue: 1 .
Authors: Piyush Kumar Jain; Kawal Lal Kurrey; Vikas Pandey; Jitesh R. Shinde; Abhishek Narayan Tripathi; Niraj Kumar Dewangan

Design and Simulation of Smart Flooring Tiles using Two-Phased Triangular Bimorph Piezoelectric Energy Harvester

Conference Paper
Year: 2020. Pages: 1-4 .
Authors: M. Krishnasamy; Jitesh Ramdas Shinde; Hameed Pasha Mohammad; Upadrashta Deepesh; Trupti Ranjan Lenka

Clock gating - A power optimizing technique for VLSI circuits

Conference Paper
Year: 2011. Pages: 1-4 .
Authors: Shinde, J.; Salankar, S.S.

Clock Gating -A Power Optimizing Technique for VLSI Circuits

Journal Article
Year: 2011.

Clock Gating -A Power Optimizing Technique for VLSI Circuits

Conference Paper
Year: 2011.
Authors: Shinde, Jitesh; Salankar, S. S.

Multi-objective Optimization for VLSI Circuits

Journal Article
Year: 2014. Pages: 1037-1041 .
Authors: Jitesh R. Shinde; S. Salankar

VLSI implementation of bit serial architecture based multiplier in floating point arithmetic

Conference Paper
Year: 2015. Pages: 1672-1677 .
Authors: Shinde, J.R.; Salankar, S.S.
Showing 1 to 8 of 28 publications