Ankur Kumar
VIDWAN ID: 458216

Dr Ankur Kumar

Male Doctor of Philosophy
Assistant Professor | School of Electronics
Indian Institute of Information Technology, UNA
Himachal Pradesh
Expertise: Electrical and Electronic Engineering
18 Publications
0 Projects
109 Scopus Citations
97 CrossRef
4 Years 4 Months Total Experience
Publications
18 Total
Articles
5
Books
1
Proceedings
12
Activity

No publication activity to display.

Scopus Scopus
109 Citations
7 h-index
CrossRef CrossRef
97 Citations
6 h-index
Google Scholar Google Scholar

Loading Scholar statistics...

Professional Recognition

Best Paper award
2019
UPCON 2019
Best Paper award
2019
IIIT Allahabad

Community & Membership

No Data Found

There is currently nothing to display here.

IEEE
Professional Membership
Jan 2022

Personal Details

Doctor of Philosophy
2020
National Institute of Technology, Agartala
Assistant Professor
May 2022 – Present
Indian Institute of Information Technology, UNA | School of Electronics
Engineering and Technology
Electrical and Electronic Engineering

Related Profiles

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Scholarly Publications

A High-Speed Energy-Efficient CMOS Dynamic Latch Comparator for Low-Voltage Applications

Conference Paper
Year: 2019.
Authors: Vikrant Varshney; Ankur Kumar; Avaneesh Kumar Dubey; Priyanka Singh; R. K. Nagaria

Performance analysis of footed quasi resistance scheme for low power VLSI circuits

Conference Paper
Year: 2017.
Authors: Thota Ravi Sankar; Sankit R. Kassa; R.K. Nagaria; Ankur Kumar

A survey on different modules of low-power high-speed hybrid full adder circuits

Conference Paper
Year: 2017. Volume: 2018-January , Pages: 323-328 .
Authors: Vivek Saraswat; Ankur Kumar; Pratosh Kumar Pal; R. K. Nagaria

A new leakage-tolerant high speed comparator based domino gate for wide fan-in OR logic for low power VLSI circuits

Journal Article
Integration, the VLSI Journal. Year: 2018. Volume: 63 , Pages: 174-184 .
Authors: Ankur Kumar; R.K. Nagaria

Design of power efficient low-offset dynamic latch comparator using 90nm CMOS process

Conference Paper
Year: 2018. Pages: 229-233 .
Authors: Vikrant Varshney; Avaneesh K. Dubey; Ankur Kumar; Pratosh Kumar Pal; R.K. Nagaria

A Modified High Speed Domino with Low Leakage for Wide Fan-in Domino OR-Gate

Conference Paper
Year: 2018.
Authors: Ankur Kumar; Vikrant Varshney; Pratosh Kumar Pal; R. K. Nagaria; Avaneesh Kumar Dubey

A 0.55V, 28.6ppm/C Nanopower Subthreshold Voltage Reference with Body Biasing

Conference Paper
Year: 2018.
Authors: Pratosh Kumar Pal; Avaneesh Kumar Dubey; Ankur Kumar; Vikrant Varshney; Rajendra Kumar Nagaria

A Novel 10T SRAM cell for Low Power Applications

Conference Paper
Year: 2018.
Authors: Manav Bansal; Ankur Kumar; Priyanka Singh; R.K. Nagaria
Showing 1 to 8 of 18 publications