Anjaiah Talamala
VIDWAN ID: 376409

Mr Anjaiah Talamala

Male Master of Technology
Associate Professor
Aditya College of Engineering and Technology
Andhra Pradesh
Expertise: Telecommunications
6 Publications
0 Projects
5 Scopus Citations
6 CrossRef
18 Years 6 Months Total Experience
Publications
6 Total
Articles
4
Proceedings
2
Activity

No publication activity to display.

Scopus Scopus
5 Citations
1 h-index
CrossRef CrossRef
6 Citations
1 h-index
Google Scholar Google Scholar

Loading Scholar statistics...

Professional Recognition

No Data Found

There is currently nothing to display here.

Community & Membership

No Data Found

There is currently nothing to display here.

IETE
ASSOCIATE
Jan 2011

Personal Details

Master of Technology
2011
N/A
Associate Professor
Mar 2008 – Present
Aditya College of Engineering and Technology
Engineering and Technology
Telecommunications

Related Profiles

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Scholarly Publications

Design and Analysis of Ultra-Low Power and High-Speed Configurable Logic Block Using a Memory Element for FPGA

Journal Article
Russian Microelectronics. Year: 2025. Volume: 54 , Issue: 3 , Pages: 303-313 .
Authors: Anjaiah Talamala; Patro, D.A.K.; Pinninti, D.K.

Design the Power Evaluation of a Highly Efficient Low-Complex Adder Implementation Using Inequality Gate by Quantum-Dot Cellular Automata

Journal Article
Russian Microelectronics. Year: 2025. Volume: 54 , Issue: 6 , Pages: 681-689 .
Authors: Anjaiah Talamala; Ajit Kumar Patro; Kishore Pinninti

Non-Volatile Logic Design Considerations for Energy Efficient Tolerant Variation

Open Access
Journal Article
International Journal of Electrical & Electronics Research. Year: 2022. Volume: 10 , Issue: 4 , Pages: 868-871 .
Authors: D. Venkata Prakash; Anjaiah Talamala; Mahesh K. Singh; Y. Kuntam Yamini Devi

Implementation Of An Ultra-Low-Power High-Speed CLB Using A Memory Element And Its Power Dissipation Analysis For FPGA with Quantum-dot Cellular Automata

Open Access
Journal Article
Authors: Talamala, A.; Patro, A.K.; Pinninti, K.

Implementation of Optimized Logic Gate Circuits with Majority Voter using QCA Technology

Conference Paper
Year: 2023. Pages: 1-9 .
Authors: Talamala, A.; Kumar Patro, A.; Pinninti, K.

Study of Architecture and Performance Analysis of Approximation Multipliers

Conference Paper
Year: 2022. Pages: 11-18 .
Authors: Rao, E.J.; Krishna, K.M.; Khasim, M.; Anjaiah, T.