Dr YELITHOTI SRAVANA KUMAR
Associate Professor
| Department of Electronics and Communication Engineering
Vignan's Institute of Engineering for Women, Kapujaggarupeta, Vadlapudi Post, Gajuwaka, PIN-530049(CC-NM)
Andhra Pradesh
Expertise:
Electrical and Electronic Engineering
14
Publications
0
Projects
2
Scopus Citations
16
CrossRef
9 Years 3 Months Total Experience
Scopus
2
Citations
1
h-index
CrossRef
16
Citations
2
h-index
Google Scholar
Loading Scholar statistics...
Professional Recognition
No Data Found
There is currently nothing to display here.
Community & Membership
No Data Found
There is currently nothing to display here.
No Data Found
There is currently nothing to display here.
Personal Details
Doctor of Philosophy
2025
N/A
Master of Technology
2013
Shri Raj Rajendra Jayantsen Vidyapeeth Khachrod, Distrct -Ujjain, M.P
Associate Professor
Jul 2023 – Present
Vignan's Institute of Engineering for Women, Kapujaggarupeta, Vadlapudi Post, Gajuwaka, PIN-530049(CC-NM)
| Department of Electronics and Communication Engineering
Assistant Professor
Sep 2021 – Jul 2023
N S Raju Institute of Engineering & Technology, Visakhapatnam
Assistant Professor
Jun 2017 – Sep 2021
Sanketika Vidya Parishad Engineering College
Engineering and Technology
Scholarly Work
No Data Found
There is currently nothing to display here.
No Data Found
There is currently nothing to display here.
No Data Found
There is currently nothing to display here.
Scholarly Publications
Advanced VLSI Design and Testability Issues
10.1201/9781003083436
Crossref: 11
Power Efficiency Analysis of Low Power Circuits Design Techniques in 90-nm CMOS Technology
Sensor Network Methodologies for Smart Applications
10.4018/978-1-7998-4381-8
Crossref: 2
Comparison Analysis of MAC Protocols for Wireless Sensor Networks
Implementation of 8X1 Low Power Multiplexer using Transmission Gates
Reversible Implementation of Ternary Content Addressable Memory (TCAM) Interface with SRAM
Design & Study of a Low Power High Speed Full Adder using GDI Multiplexer
Coverage Driven and Assertion Based Verification of Memory Transactions in Axi Protocol using System Verilog Approach
Showing 1 to 8 of 14 publications