Radhika P
VIDWAN ID: 306977

Dr Radhika P

Female Doctor of Philosophy
Assistant Professor | Department of Electronics and Communication Engineering - KTR
SRM Institute of Science and Technology
Tamil Nadu
Expertise: Electrical and Electronic Engineering
19 Publications
0 Projects
0 Scopus Citations
29 CrossRef
22 Years 3 Months Total Experience
Publications
19 Total
Articles
15
Chapters
2
Proceedings
2
Activity

No publication activity to display.

Scopus Scopus
0 Citations
0 h-index
CrossRef CrossRef
29 Citations
3 h-index
Google Scholar Google Scholar

Loading Scholar statistics...

Professional Recognition

No Data Found

There is currently nothing to display here.

Community & Membership

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Personal Details

Doctor of Philosophy
2019
N/A
Assistant Professor
Jun 2004 – Present
SRM Institute of Science and Technology | Department of Electronics and Communication Engineering - KTR
Engineering and Technology
Electrical and Electronic Engineering

Related Profiles

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Scholarly Publications

A High-Speed MCML Logic Gate and Multiplexer Design in 45 nm CMOS Technology

Conference Paper
Year: 2022. Pages: 01-05 .
Authors: M Sivasakthi; P Radhika

Incorporation of optimized AND, OR gates and Half adder into Carry Select Adder using CMOS technique

Journal Article
Year: 2014.
Authors: Radhika, P.; Vigneswaran, T.

Design of low power reduced wallace multiplier with compact carry select adder, half adder & full adder using cmos technology

Journal Article
Year: 2015.
Authors: Radhika, P.; Vigneswaran, T.

Realization of energy-efficient and high- speed 64-bit carry skip adder under a wide range of supply voltages

Journal Article
Year: 2016.
Authors: Radhika, P.; Satish, B.; Vigneswaran, T.

High speed han carlson adder using modified SQRT CSLA

Journal Article
Year: 2016.
Authors: Vamshi Krishna, D.; Radhika, P.; Vigneswaran, T.

Constant multiplier architecture based on vertical-horizontal binary common sub- expression elimination for fir filter

Journal Article
Year: 2016.
Authors: Radhika, P.; Chaitanya, G.V.K.; Vigneswaran, T.

Area and delay optimization using various multiple constant multiplication techniques for FIR filter

Journal Article
Year: 2016.
Authors: Radhika, P.; Sunil, A.V.; Vigneswaran, T.

Facial actions based aac device using morse code

Journal Article
Authors: Anila, M.; Radhika, P.
Showing 1 to 8 of 19 publications