Muralidharan Dakshinamoorthy
VIDWAN ID: 293723

Dr Muralidharan Dakshinamoorthy

Male Doctor of Philosophy
Assistant Professor | Department of Information Technology
Sastra University
TAMILNADU
Expertise: Computer Science Information Systems
28 Publications
0 Projects
63 Scopus Citations
44 CrossRef
20 Years 3 Months Total Experience
Publications
28 Total
Articles
25
Proceedings
3
Activity

No publication activity to display.

Scopus Scopus
63 Citations
4 h-index
CrossRef CrossRef
44 Citations
3 h-index
Google Scholar Google Scholar

Loading Scholar statistics...

Professional Recognition

No Data Found

There is currently nothing to display here.

Community & Membership

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Personal Details

Doctor of Philosophy
2018
N/A
Assistant Professor
Jun 2006 – Present
Sastra University | Department of Information Technology
Engineering and Technology
Computer Science Information Systems

Related Profiles

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Scholarly Publications

High throughput pipelining NoC using clumsy flow control

Journal Article
Indian Journal of Science and Technology. Year: 2016. Volume: 9 , Issue: 29 .
Authors: Anu Karpaga, S.; Muralidharan, D.

FPGA based 3D motion sensor

Journal Article
Year: 2012.
Authors: Nandhini, Y.; Muralidharan, D.

Efficient VLSI architecture for low complexity parallel Reed Solomon decoder

Journal Article
Year: 2012.
Authors: Ganesh, B.; Muralidharan, D.

Countermeasures against DPA attacks on FPGA implementation of AES

Journal Article
Year: 2012. Volume: 5 , Issue: 4 , Pages: 186-192 .
Authors: Babu, G.D.; Anandakumar, N.N.; Muralidharan, D.

An innovative test data compression method using scan chain compaction

Journal Article
Year: 2012.
Authors: Sowmiyaa, S.; Muralidharan, D.

A novel approach for X-filling and reordering test vectors for power reduction

Journal Article
Year: 2012.
Authors: Supreta Devi, C.R.; Venkatraman, K.A.; Muralidharan, D.

Performance enhanced router design for network on chip

Journal Article
Year: 2013.
Authors: Anbu Chozhan, P.; Muralidharan, D.; Muthaiah, R.

Performance analysis of NoC architectures

Journal Article
Year: 2013.
Authors: Anitha, G.; Muralidharan, D.; Muthaiah, R.
Showing 1 to 8 of 28 publications