T Thammi Reddy
VIDWAN ID: 287613

Mr T Thammi Reddy

Male Doctor of Philosophy
Professor | Department of Electronics and Communication Engineering
BVRIT HYDERABAD College of Engineering for Women
Expertise: Electrical and Electronic Engineering
9 Publications
0 Projects
17 Scopus Citations
14 CrossRef
13 Years 10 Months Total Experience
Publications
9 Total
Articles
4
Chapters
1
Proceedings
4
Activity

No publication activity to display.

Scopus Scopus
17 Citations
2 h-index
CrossRef CrossRef
14 Citations
1 h-index
Google Scholar Google Scholar

Loading Scholar statistics...

Professional Recognition

No Data Found

There is currently nothing to display here.

Community & Membership

No Data Found

There is currently nothing to display here.

IEEE
92013805
Jan 2012

Personal Details

Doctor of Philosophy
2022
N/A
Master of Technology
1998
N/A
Bachelor of Technology
1996
N/A
Professor
Mar 2022 – Present
BVRIT HYDERABAD College of Engineering for Women | Department of Electronics and Communication Engineering
Associate Professor
Oct 2012 – Jan 2022
G. Pulla Reddy Engineering College, (Autonomous), Kurnool
Engineering and Technology
Electrical and Electronic Engineering

Related Profiles

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Scholarly Publications

Machine Learning-Based Power Optimization of a SAR ADC

Conference Paper
Year: 2026. Pages: 336-341 .
Authors: Devi, G.I.; Thammi Reddy, T.; Pahuja, H.; Velagaleti, S.K.; Mettu, M.R.; Suman, J.V.

Performance Analysis of SER Massive MIMO Systems Using Space–Time Block Coding

Book Chapter
Year: 2026. Volume: Part F1266 , Pages: 215-222 .
Authors: Saikumar Tara; V. Hindumathi; Rama Lakshmi Gali; T. Thammi Reddy; R. Sahithi

Hardware efficient arithmetic reconfigurable fully homomorphic encryption (ARFHE) accelerator of low power IoT based RISC-V processor

Journal Article
Analog Integrated Circuits and Signal Processing. Year: 2025. Volume: 124 , Issue: 1 , Pages: 20 .
Authors: Reddy, T.T.; Velagaleti, S.; Satyanarayana, B.V.V.; Kumar, G.P.

Area efficient implementation of FSK receiver on xilinx Zynq FPGA

Conference Paper
Year: 2016. Pages: 1-7 .
Authors: Reddy, T.T.; Madhavi, B.K.; Kishore, K.L.

Improved block based processing with dual partial reconfiguration memory approach

Conference Paper
Year: 2015. Pages: 0327-0331 .
Authors: Reddy, T.T.; Madhavi, B.K.; Kishore, K.L.

Area efficient SDR receiver without and with dynamic partial reconfiguration

Journal Article
International Journal of Intelligent Systems Technologies and Applications. Year: 2018. Volume: 17 , Issue: 1-2 , Pages: 176-194 .
Authors: T. Thammi Reddy; B.K. Madhavi; K. Lal Kishore

Area efficient SDR receiver without and with dynamic partial reconfiguration

Journal Article
International Journal of Intelligent Systems Technologies and Applications. Year: 2018. Volume: 17 , Issue: 1/2 , Pages: 176 .
Authors: K. Lal Kishore; B.K. Madhavi; T. Thammi Reddy

Zynq-7000 all programmable SoC implementation of configurable folded IIR filter design

Journal Article
Authors: Reddy, T.T.; Reddy, T.J.; Madhavi, B.K.
Showing 1 to 8 of 9 publications