RANJANI ARUNA A
VIDWAN ID: 273161

Dr RANJANI ARUNA A

Female Doctor of Philosophy
Teaching Fellow | Department of Electronics and Communication Engineering
Anna University, Chennai
Tamil Nadu
Expertise: Electrical and Electronic Engineering
7 Publications
0 Projects
13 Scopus Citations
11 CrossRef
12 Years 1 Month Total Experience
Publications
7 Total
Articles
4
Proceedings
3
Activity

No publication activity to display.

Scopus Scopus
13 Citations
2 h-index
CrossRef CrossRef
11 Citations
2 h-index
Google Scholar Google Scholar

Loading Scholar statistics...

Professional Recognition

No Data Found

There is currently nothing to display here.

Community & Membership

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Personal Details

Doctor of Philosophy
2023
Sultan Qaboos University, Muscat
Master of Engineering
2014
Xavier Institute of Social Service
Bachelor of Engineering
2011
N/A
Teaching Fellow
Aug 2014 – Present
Anna University, Chennai | Department of Electronics and Communication Engineering
Engineering and Technology
Electrical and Electronic Engineering

Related Profiles

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Scholarly Publications

Analysis Optimum Sizing of 12 T PCSA for High Speed Soft Error Tolerant Logic Circuits Design

Journal Article
Authors: A. Ranjani Aruna; J. Kamala; C. R. S. Hanuman; Dhandapani Vaithiyanathan

Implementation of high precision/low latency FP divider using Urdhva–Tiryakbhyam multiplier for SoC applications

Journal Article
Design Automation for Embedded Systems. Year: 2020. Volume: 24 , Issue: 2 , Pages: 111-125 .
Authors: Hanuman, C.R.S.; Kamala, J.; Aruna, A.R.

Implementation of multi-precision floating point divider for high speed signal processing applications

Journal Article
The Journal of Supercomputing. Year: 2019. Volume: 75 , Issue: 9 , Pages: 6038-6054 .
Authors: Hanuman, C.R.S.; Kamala, J.; Aruna, A.R.

Design and optimization of a Bandgap Voltage Reference Circuit

Conference Paper
Year: 2024. Pages: 356-360 .
Authors: A Ranjani Aruna; H Tamil Selvan; J Kamala; C R S Hanuman

Design of Optimized and Energy Efficient 1-bit Comparator

Conference Paper
Year: 2023.
Authors: Ranjani Aruna A; Kamala J; Sahaana K; Priya M

A novel expeditious switching circuit design for non volatile combinational circuit

Journal Article
Analog Integrated Circuits and Signal Processing. Year: 2022. Volume: 113 , Issue: 3 , Pages: 331-342 .
Authors: A. Ranjani Aruna; J. Kamala; C. R. S. Hanuman

Design and FPGA Implementation of A Carry - Care Approximate Adder with Reduced Error Probability

Conference Paper
Year: 2026. Pages: 563-568 .
Authors: Aruna A; Ariya Ram S; C.K. Balasundari; Lekha Shree V