Dr Kishore Sanapala
Associate Professor
| Department of Electronics and Communication Engineering
Marri Laxman Reddy Institute of Technology and Management
Telangana
Expertise:
Electrical and Electronic Engineering
16
Publications
0
Projects
236
Scopus Citations
151
CrossRef
12 Years 4 Months Total Experience
Scopus
236
Citations
8
h-index
CrossRef
151
Citations
6
h-index
Google Scholar
Loading Scholar statistics...
Professional Recognition
Research Award for for the contribution to research through publication in peer reviewed journals and books
2018
VIT-Vellore
VLSID Fellowship
2016
VLSID
BEST PAPER AWARD
2018
•International Conference on Advanced Computing and Big Data Analytics
Community & Membership
International Conference on Innovations in Signal Processing and Embedded Systems
SESSION JUDGEIAENG
ENGINEERIEEE
StudentPersonal Details
Doctor of Philosophy
2019
N/A
Master of Technology
2014
N/A
Bachelor of Technology
2012
N/A
Associate Professor
Jul 2019 – Present
Marri Laxman Reddy Institute of Technology and Management
| Department of Electronics and Communication Engineering
Assistant Professor
Jun 2018 – Jul 2019
Presidency University
Research Associate
May 2015 – Jun 2018
Vellore Institute of Technology, Vellore
| School of Electronics Engineering
Assistant Professor
May 2014 – Jun 2015
Avanthi Institute of Engineering and Technology, Chirukupally(V), Bhogapuram(M), Near Tagarapuvalasa Bridge, PIN- 531 162 (CC-Q7)
Engineering and Technology
Scholarly Work
No Data Found
There is currently nothing to display here.
No Data Found
There is currently nothing to display here.
No Data Found
There is currently nothing to display here.
Scholarly Publications
Parallelisation of machine learning models for credit card fraud detection
A hadoop based framework integrating machine learning classifiers for anomaly detection in the internet of things
Open AccessLow Power Modulo 2<sup>n</sup>+1 Multiplier Using Data Aware Adder Tree
Open Access
10.1016/j.procs.2015.10.033
Scopus: 1
Near-zero computing using NCFET for IoT applications
Design of Ultralow Voltage-Hybrid Full Adder Circuit Using GLBB Scheme for Energy-Efficient Arithmetic Applications
Two novel subthreshold logic families for area and ultra low-energy efficient applications: DTGDI & SBBGDI
Scopus: 3
Low power realization of subthreshold digital logic circuits using body bias technique
Open AccessDesign of full adder using subthreshold DTPT logic
Showing 1 to 8 of 16 publications