Paldurai K
VIDWAN ID: 237828

Mr Paldurai K

Male Master of Engineering
Assistant Professor | Electronics and Communication Engineering
PSG INSTITUTE OF TECHNOLOGY AND APPLIED RESEARCH
TAMILNADU
Expertise: Electrical and Electronic Engineering
11 Publications
0 Projects
45 Scopus Citations
23 CrossRef
9 Years 3 Months Total Experience
Publications
11 Total
Articles
3
Chapters
1
Proceedings
7
Activity

No publication activity to display.

Scopus Scopus
45 Citations
4 h-index
CrossRef CrossRef
23 Citations
2 h-index
Google Scholar Google Scholar

Loading Scholar statistics...

Professional Recognition

No Data Found

There is currently nothing to display here.

Community & Membership

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Personal Details

Master of Engineering
2015
Sri Krishna Engineering College
Assistant Professor
Jun 2017 – Present
PSG INSTITUTE OF TECHNOLOGY AND APPLIED RESEARCH | Electronics and Communication Engineering
Engineering and Technology
Electrical and Electronic Engineering

Related Profiles

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Scholarly Publications

An Efficient Time-Tick based BIST Scheme to Calculate Static Errors of ADC

Conference Paper
Year: 2023. Pages: 367-372 .
Authors: K. Paldurai; K. Hariharan

Design of Adaptive Ramp Generator

Conference Paper
Year: 2024. Pages: 573-578 .
Authors: Paldurai K; Kamali S; Muthukumaran M

UVM Verification of RISC-V Instruction set

Conference Paper
Year: 2024. Pages: 301-305 .
Authors: Paldurai K; Srivarsa T; Ashwin Kumar S; Bharath Ram K; Chandra Prakash S

Optimizing Multiplier Performance with Advanced PTL-Based and Gate and Efficient Full Adder Design

Conference Paper
Year: 2024. Pages: 295-300 .
Authors: Paldurai K; Deepesh M; Prasanna Kumar K; Kishore C; Deepak K

FPGA implementation of delay optimized single precision floating point multiplier

Conference Paper
Year: 2015. Pages: 1-5 .
Authors: K Paldurai; K. Hariharan

Implementation of signed vedic multiplier targeted at FPGA architectures

Journal Article
Year: 2015.

Implementation of MAC using area efficient and reduced delay vedic multiplier targeted at FPGA architectures

Conference Paper
Year: 2014. Pages: 238-242 .
Authors: K. Paldurai; K. Hariharan; G.C. Karthikeyan; K. Lakshmanan

Implementation of Linear Test Stimulus Generator for Non-linearity Computation of ADC

Journal Article
Instruments and Experimental Techniques. Year: 2023. Volume: 66 , Issue: 4 , Pages: 570-577 .
Authors: K. Paldurai; K. Hariharan; K. S. Naveen; K. K. Shreenidhaa
Showing 1 to 8 of 11 publications