Ministry of Education
Jujavarapu Sravana
VIDWAN ID: 217092

Mrs Jujavarapu Sravana

Female Doctor of Philosophy
Assistant Professor
Malla Reddy Engineering College for women
Telangana
Expertise: Electrical and Electronic Engineering
ORCID 0000-0002-9415-7943 Scopus 57191917006 ResearcherID AAT-5268-2021 Google Scholar iq7dic8AAAAJ
SheRNI View older version My Dashboard
13 Publications
0 Projects
162 Scopus Citations
60 CrossRef
13 Years 3 Months Total Experience
Publications
13 Total
Articles
4
Chapters
3
Proceedings
6
Activity

No publication activity to display.

Scopus Scopus
162 Citations
6 h-index
CrossRef CrossRef
60 Citations
4 h-index
Google Scholar Google Scholar

Loading Scholar statistics...

Professional Recognition

No Data Found

There is currently nothing to display here.

Community & Membership

No Data Found

There is currently nothing to display here.

IETE
Life time
Jan 2015

Personal Details

Doctor of Philosophy
2022
University of Delhi
Master of Technology
2011
N/A
Assistant Professor
Sep 2024 – Present
Malla Reddy Engineering College for women
Assistant Professor
Mar 2022 – Sep 2024
Geethanjali College of Engineering and Technology | Electronics and Communication Engineering
Assistant Professor
Jun 2013 – Mar 2022
Institute of Aeronautical Engineering | Electronics and Communication Engineering
Engineering and Technology
Electrical and Electronic Engineering

Related Profiles

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Scholarly Publications

Analysis of optical, structural, thermodynamics and electronic properties of silicon tetrafluoride using first-principles analysis under different hydrostatic pressure and composition

Journal Article
Physica Scripta. Year: 2025. Volume: 100 , Issue: 6 .
Authors: Sravana J; P Muralidhar; Vundela Padmanabha Reddy
DOI 10.1088/1402-4896/add39d Crossref Crossref: 1 Scopus Scopus: 1

Realısatıon of Performance Optımısed 32-Bıt Vedıc Multıplıer

Open Access
Journal Article
Year: 2022. Volume: 4 , Issue: 2 , Pages: 14-21 .
DOI 10.31838/jvcs/04.02.03 Crossref Crossref: 2 Scopus Scopus: 26

Novel Methodology to Validate DUTs Using Single Access Structure

Conference Paper
Year: 2021.
Authors: Chandra Shaker Pittala; J. Sravana; G. Ajitha; P. Saritha; Mohammad Khadir; V. Vijay; S. China Venkateswarlu; Rajeev Ratna Vallabhuni
DOI 10.1109/IEMENTech53263.2021.9614863 Crossref Crossref: 5 Scopus Scopus: 20

Novel Architecture for Logic Test Using Single Cycle Access Structure

Open Access
Journal Article
Year: 2021. Volume: 3 , Issue: 1 , Pages: 1-6 .
DOI 10.31838/jvcs/03.01.01 Scopus Scopus: 14

A Comparative Analysis and Ideas to Reduce Various Leakage Power in Modern VLSI

Book Chapter
Year: 2023. Pages: 177-191 .
Authors: Sravana, J.; Karthik, A.; Dinesh, T.
DOI 10.2174/9789815165647123010012 Scopus Scopus: 1

9-bit parity generator using XO4 and XO7 technology

Journal Article
Journal of Advanced Research in Dynamical and Control Systems. Year: 2017.
Authors: Sravana, J.; Ajitha, G.; Srihari, C.; Ranjitha, S.; Anjaneyulu, P.
Scopus Scopus: 1

Implementation of Spurious Power Suppression based Radix-4 Booth Multiplier using Parallel Prefix Adders

Conference Paper
Year: 2022. Pages: 428-433 .
Authors: Sravana, J.; Hima Bindhu, S.K.; Sharvani, K.; Sai Preethi, P.; Sanyal, S.; Vijay, V.V.V.; Vallabhuni, R.R.
DOI 10.1109/ICRTCST54752.2022.9781868 Crossref Crossref: 7 Scopus Scopus: 23

Optimized VLSI Design of Squaring Multiplier Using Yavadunam Sutra Through Deficiency Bits Reduction

Book Chapter
Year: 2022. Pages: 387-399 .
Authors: J. Sravana; K. S. Indrani; Sankeerth Mahurkar; M. Pranathi; D. Rakesh Reddy; Vijay Vallabhuni
DOI 10.1007/978-981-19-5550-1_36 Crossref Crossref: 2 Scopus Scopus: 3
Showing 1 to 8 of 13 publications