Sujatha Hiremath
VIDWAN ID: 210017

Ms Sujatha Hiremath

Female Master of Technology
Assistant Professor | Department of Electronics and Communication Engineering
R V College of Engineering, BANGALORE
Karnataka
Expertise: Electrical and Electronic Engineering
24 Publications
0 Projects
64 Scopus Citations
42 CrossRef
20 Years 10 Months Total Experience
Publications
24 Total
Articles
5
Chapters
1
Proceedings
18
Activity

No publication activity to display.

Scopus Scopus
64 Citations
6 h-index
CrossRef CrossRef
42 Citations
5 h-index
Google Scholar Google Scholar

Loading Scholar statistics...

Professional Recognition

No Data Found

There is currently nothing to display here.

Community & Membership

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Personal Details

Master of Technology
2009
Guru Nanak Khalsa College, Yamuna Nagar
Assistant Professor
Nov 2005 – Present
R V College of Engineering, BANGALORE | Department of Electronics and Communication Engineering
Engineering and Technology
Electrical and Electronic Engineering

Related Profiles

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Scholarly Publications

Pre-Silicon Clock Validation for Server SoC

Conference Paper
Year: 2021. Pages: 1805-1807 .
Authors: Moulahabib Khatib; Vani Rao; Sujatha Hiremath; Harshada Thakur

Advanced encryption standard implemented on FPGA

Conference Paper
Year: 2009. Volume: 2 , Pages: 656-660 .
Authors: Sujatha Hiremath; M.S. Suma

Design and implementation of fiber channel data analyzer

Conference Paper
Year: 2017.
Authors: S. Archana; Sujatha Hiremath; B Pradeep Kumar; C. M. Ananda

RTL power estimation: Early design cycle approach for SoC power sign-off

Conference Paper
Year: 2018. Pages: 480-484 .
Authors: H V Ranjitha; Sujatha Hiremath; Saya Goud Langadi

Low power design and implementation of multi-output carry look-ahead adder

Conference Paper
Year: 2018. Pages: 1912-1916 .
Authors: Ranjitha H V; Sujatha Hiremath

A novel match-line sensing technique for low power CAM array

Conference Paper
Year: 2018. Pages: 1286-1289 .
Authors: P A Divya; Sujatha Hiremath

Dual loop clock duty cycle corrector for high speed serial interface

Conference Paper
Year: 2018. Pages: 935-939 .
Authors: Jaya Prakash S.R.; Sujatha S. Hiremath

Verification of accessibility and connectivity of multi-die module through TAP interface

Journal Article
International Journal of Recent Technology and Engineering (IJRTE). Year: 2019. Volume: 8 , Issue: 1 , Pages: 2077-2082 .
Showing 1 to 8 of 24 publications