Muralidharan J
VIDWAN ID: 185085

Dr Muralidharan J

Male Doctor of Philosophy
Associate Professor | Department of Electronics and Communication Engineering
KPR Institute of Engineering and Technology
Tamil Nadu
Expertise: Electrical and Electronic Engineering
31 Publications
0 Projects
131 Scopus Citations
86 CrossRef
17 Years 2 Months Total Experience
Publications
31 Total
Articles
17
Chapters
2
Proceedings
12
Activity

No publication activity to display.

Scopus Scopus
131 Citations
7 h-index
CrossRef CrossRef
86 Citations
5 h-index
Google Scholar Google Scholar

Loading Scholar statistics...

Professional Recognition

No Data Found

There is currently nothing to display here.

Community & Membership

No Data Found

There is currently nothing to display here.

Indian Society for Technical Education
Lifetime
Jan 2021

Personal Details

Doctor of Philosophy
2017
Naveen Projects Ltd
Master of Engineering
2009
Sonata Software Ltd
Bachelor of Engineering
2006
Veer Surendra Sai University of Technology, Sambalpur
Associate Professor
Jan 2020 – Present
KPR Institute of Engineering and Technology | Department of Electronics and Communication Engineering
Associate Professor
May 2018 – Dec 2019
Vignan's Foundation of Science, Technology & Research, Guntur | Department of Electronics and Communication Engineering
Assistant Professor
Jun 2009 – Mar 2018
Karpagam Academy of Higher Education, Coimbatore | Department of Electronics and Communication Engineering
Engineering and Technology
Electrical and Electronic Engineering

Related Profiles

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Scholarly Publications

A literature survey and investigation of various high performance domino logic circuits

Journal Article
Year: 2016. Volume: 11 , Issue: 5 , Pages: 3456-3464 .

An integrated switching technique for minimizing power consumption using MDFSD in domino logic system

Journal Article
Year: 2016. Volume: 11 , Issue: 4 , Pages: 2298-2304 .

Conceptual improvisation on low power mitigation for domino logic systems using CHSK domino logic

Open Access
Journal Article
Indian Journal of Science and Technology. Year: 2016. Volume: 9 , Issue: 16 .
Authors: J. Muralidharan; P. Manimegalai

Current Comparison Domino based CHSK domino logic technique for rapid progression and low power alleviation

Open Access
Journal Article
International Journal of Electrical and Computer Engineering (IJECE). Year: 2017. Volume: 7 , Issue: 5 , Pages: 2468-2473 .
Authors: J. Muralidharan; P. Manimegalai

Reduction of power in Sram cell with gated VDD methodology

Journal Article
International Journal of Recent Technology and Engineering (IJRTE). Year: 2019. Volume: 7 , Issue: 5 , Pages: 380-380 .

Role of stress triaxiality on performance of solder joints with different geometries

Journal Article
Materials Research Express. Year: 2019. Volume: 6 , Issue: 7 .
Authors: Muralidharan Jayabalan; Ahmed Faisal Siddiqi; Oleg Kuzichkin; Aleksandr Yuvenal’evich Krasnopevtsev; Mohammad Salmani

Design And Analysis Of 1-Bit Full Adder Using Cntfets

Open Access
Journal Article
Year: 2020. Volume: 2 , Issue: 1 , Pages: 14-17 .

Design Of High Precision and Frequency Full Wave Rectifier

Open Access
Journal Article
Year: 2020. Volume: 2 , Issue: 2 , Pages: 15-17 .
Showing 1 to 8 of 31 publications