Ministry of Education
Vandana Ch
VIDWAN ID: 169241

Mrs Vandana Ch

Female Master of Technology
Assistant Professor | Department of Electronics and Communication Engineering
B.V Raju Institute of Technology
Telangana
Expertise: Electrical and Electronic Engineering
ORCID 0000-0002-3481-9896 Scopus 58512190300 Google Scholar XICqPJQAAAAJ
SheRNI View older version My Dashboard
3 Publications
0 Projects
13 Scopus Citations
11 CrossRef
11 Years 3 Months Total Experience
Publications
3 Total
Proceedings
3
Activity

No publication activity to display.

Scopus Scopus
13 Citations
2 h-index
CrossRef CrossRef
11 Citations
2 h-index
Google Scholar Google Scholar

Loading Scholar statistics...

Professional Recognition

Elite + Silver
2022
NPTEL (Internet of Things)
Elite
2019
NPTEL (Digital CIrcuits)
Elite
2024
NPTEL (System Design Through Verilog)

Community & Membership

No Data Found

There is currently nothing to display here.

IEEE
Graduate Student Member
Jan 2023

Personal Details

Master of Technology
2014
N/A
Assistant Professor
Jun 2015 – Present
B.V Raju Institute of Technology | Department of Electronics and Communication Engineering
Engineering and Technology
Electrical and Electronic Engineering

Related Profiles

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Scholarly Publications

Advanced Forest Fire Alert System with Real-time GPS Location Tracking

Conference Paper
Year: 2023. Pages: 95-99 .
Authors: Ch Venkateswara Rao; Ch Vandana; M K V Subba Reddy; K Satyanarayana Raju; R V Phani Sirisha; Himakiran Killamsetti
DOI 10.1109/ICACRS58579.2023.10404409 Crossref Crossref: 6 Scopus Scopus: 9

Smart Wearable Device for Safety Monitoring using IoT

Conference Paper
Year: 2023. Pages: 1014-1021 .
Authors: Vandana, C.; Reddy, R.A.; Yashaswini, M.; Ashritha, K.; Harika, K.; Yadav, M.S.K.
DOI 10.1109/ICSCSS57650.2023.10169314 Crossref Crossref: 4 Scopus Scopus: 4

A novel 7-segment digital clock implementation on FPGA

Conference Paper
Year: 2017. Pages: 465-468 .
Authors: Vuthuri, N.K.; Mahewar, V.; Yeddluri, G.; Movva, E.S.; Ch, V.
DOI 10.1109/ICOEI.2017.8300970 Crossref Crossref: 1