Anindya S Dhar
VIDWAN ID: 1680

Dr Anindya S Dhar

Male Doctor of Philosophy
Professor | Department of Electronics and Electrical Communication Engineering
Indian Institute of Technology, Kharagpur
West Bengal
Expertise: Electrical and Electronic Engineering
139 Publications
0 Projects
990 Scopus Citations
785 CrossRef
30 Years Total Experience
Publications
139 Total
Articles
74
Chapters
1
Proceedings
64
Activity

No publication activity to display.

Scopus Scopus
990 Citations
14 h-index
CrossRef CrossRef
785 Citations
13 h-index
Google Scholar Google Scholar

Loading Scholar statistics...

Professional Recognition

No Data Found

There is currently nothing to display here.

Community & Membership

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Personal Details

Doctor of Philosophy
N/A
Professor
Sep 1996 – Present
Indian Institute of Technology, Kharagpur | Department of Electronics and Electrical Communication Engineering
Engineering and Technology
Electrical and Electronic Engineering

Related Profiles

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

ONBOARD OPERATIONAL COMPRESSION SYSTEM FOR SPACE APPLICATIONS

INDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR | INDIAN SPACE RESEARCH ORGANISATION
- Patent No. : IN201831000646A Filed : 05-01-2018
Published : 12-07-2019 Published

AN ULTRA LOW POWER TRANSMITTER FOR BIOMEDICAL WIRELESS SENSOR NODES INCLUDING MICS BAND APPLICATIONS

INDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR
- Patent No. : IN201500788I2 Filed : 20-07-2015
Published : 01-12-2017 Published

SYSTEM FOR MOTION ESTIMATION IN VIDEO SIGNALS FOR REAL TIME VIDEO PROCESSING

INDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR
- Patent No. : IN201400859I2 Filed : 20-08-2014
Published : 26-08-2016 Published

SYSTEM AND METHOD FOR FREQUENCY CALIBRATION OF OSCILLATORS INVOLVING FRACTION PHASE.

INDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR
- Patent No. : IN201300951I2 Filed : 13-08-2013
Published : 20-02-2015 Published

Scholarly Publications

Array architecture for computing discrete Fourier transform to assist semiconductor device modelling

Journal Article
Electronics Letters. Year: 1992. Volume: 28 , Issue: 7 , Pages: 697-698 .
Authors: A.S. Dhar; S. Banerjee

An array architecture for computing two-dimensional discrete Hartley transforms

Journal Article
Computers & Electrical Engineering. Year: 1991. Volume: 17 , Issue: 1 , Pages: 23-29 .
Authors: Anindya Sundar Dhar; Swapna Banerjee

An Array Architecture for Fast Computation of Discrete Hartley Transform

Journal Article
IEEE Transactions on Circuits and Systems. Year: 1991. Volume: 38 , Issue: 9 , Pages: 1095-1098 .
Authors: A.S. Dhar; S. Banerjee

Analog sampled data architecture for discrete cosine transform

Conference Paper
Year: 2003. Volume: 1 , Pages: 502-505 .
Authors: Mal; Dhar

Switched capacitor architecture for prime length discrete Hartley transform

Conference Paper
Year: 2003. Pages: 505-508 .
Authors: A.K. Mal; A.S. Dhar

VLSI architecture for multi-resolution three step search algorithm

Conference Paper
Year: 2003. Volume: 2 , Pages: 918-921 .
Authors: Sarma; Samanta; Sundar Dhar

A VLSI array architecture for realization of DFT, DHT, DCT and DST

Journal Article
Signal Processing. Year: 2001. Volume: 81 , Issue: 9 , Pages: 1813-1822 .
Authors: K. Maharatna; A.S. Dhar; Swapna Banerjee

FPGA realization of a CORDIC based FFT processor for biomedical signal processing

Journal Article
Microprocessors and Microsystems. Year: 2001. Volume: 25 , Issue: 3 , Pages: 131-142 .
Authors: Ayan Banerjee; Anindya Sundar Dhar; Swapna Banerjee
Showing 1 to 8 of 139 publications