Dhanagopal Ramachandran
VIDWAN ID: 165233

Dr Dhanagopal Ramachandran

Male Master of Engineering
Director | Department of Electronics and Communication Engineering
Chennai Institute of Technology, Chennai
Tamil Nadu
Expertise: Telecommunications
59 Publications
0 Projects
392 Scopus Citations
336 CrossRef
11 Years 3 Months Total Experience
Publications
59 Total
Articles
34
Chapters
1
Proceedings
24
Activity

No publication activity to display.

Scopus Scopus
392 Citations
10 h-index
CrossRef CrossRef
336 Citations
9 h-index
Google Scholar Google Scholar

Loading Scholar statistics...

Professional Recognition

Best Performance Award
2010
NIT , Kuruchetra

Community & Membership

Accreditation
Co-ordinator
Jan 2015
ISTE
LIFE MEMBER
Jan 2006

Personal Details

Master of Engineering
2008
N/A
Director
Jun 2015 – Present
Chennai Institute of Technology, Chennai | Department of Electronics and Communication Engineering
Engineering and Technology
Telecommunications

Related Profiles

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

ELECTRODE SKIN RESISTANCE PREVENTER FOR WIRELESS CARDIAC ECG MONITORING SYSTEM

Chennai Institute of Technology
- Application No. : 202041031914 Filed : 25-07-2020
Published : 21-08-2020 Published

CNN MODEL BASED APPROACH TOWARDS BREAST CANCER FEATURES DETECTION FROM ULTRA SOUND IMAGES

Chennai Institute of Technology
- Patent No. : 2020101122 Filed : 15-07-2020
Published : 25-06-2020 Published

ASSESSMENT OF IOT MEDICAL DEVICES FOR SECURE DATA EXCHANGE AGAINST MEDJACKING

Chennai Institute of Technology
- Application No. : 202041023886A Filed : 08-06-2020
Published : 12-06-2020 Published

Peizo Based Visitor Sensing Welcome Mat

R Dhanagopal
R Balamurali
G Keerthi Vijayadhasan
- Application No. : 201941017941 Filed : 06-05-2019
Published : 17-05-2019 Filed

Scholarly Publications

FPGA implementation of public key processor for network security

Conference Paper
Year: 2010. Pages: 448-452 .
Authors: R. Dhanagopal; B. Manivasakam

An ATPG for low power VLSI design using variable length ringcounter & LFSR

Conference Paper
Year: 2010. Pages: 457-461 .
Authors: R. Dhanagopal; A. Kavitha

Design of digital and analog controlled system with improved throughput

Journal Article
Year: 2014. Volume: 9 , Issue: 22 , Pages: 12901-12920 .

Behavior and Characteristic Changes of Generation Z Engineering Students

Conference Paper
Year: 2020. Pages: 1434-1437 .
Authors: Dhinakaran, V.; Partheeban, P.; Ramesh, R.; Balamurali, R.; Dhanagopal, R.

VLSI Architecture for High Performance Wallace Tree Encoder

Conference Paper
Year: 2020. Pages: 1039-1042 .
Authors: J.M. Mathana; R. Dhanagopal; R. Menaka

Retraction Notice: Performance Evaluation of DSR Protocol in MANET Untrustworthy Environment (2020 6th International Conference on Advanced Computing and Communication Systems (ICACCS) DOI: 10.1109/ICACCS48705.2020.9074268)

Retracted
Year: 2020.
Authors: R Menaka; J.M Mathana; R Dhanagopal; B Sundarambal

Enhanced Missing Object Detection System using YOLO

Conference Paper
Year: 2020. Pages: 1407-1411 .
Authors: R. Menaka; N. Archana; R. Dhanagopal; R. Ramesh

Retracted: Performance Evaluation of DSR Protocol in MANET Untrustworthy Environment (2020 6th International Conference on Advanced Computing and Communication Systems (ICACCS) DOI: 10.1109/ICACCS48705.2020.11475071)

Erratum
Year: 2020.
Authors: R Menaka; J.M Mathana; R Dhanagopal; B Sundarambal
Showing 1 to 8 of 59 publications