Shrisha M R
VIDWAN ID: 159189

Mrs Shrisha M R

Female Master of Technology
Assistant Professor | Department of Electronics and Communication Engineering
BMS College of Engineering, BANGALORE
Karnataka
Expertise: Electrical and Electronic Engineering
10 Publications
0 Projects
0 Scopus Citations
0 CrossRef
7 Years 1 Month Total Experience
Publications
10 Total
Articles
4
Chapters
4
Proceedings
2
Activity

No publication activity to display.

Scopus Scopus
0 Citations
0 h-index
CrossRef CrossRef
0 Citations
0 h-index
Google Scholar Google Scholar

Loading Scholar statistics...

Professional Recognition

No Data Found

There is currently nothing to display here.

Community & Membership

No Data Found

There is currently nothing to display here.

ISTE
MEMBER
Jan 2020

Personal Details

Master of Technology
2018
N/A
Assistant Professor
Aug 2019 – Present
BMS College of Engineering, BANGALORE | Department of Electronics and Communication Engineering
Engineering and Technology
Electrical and Electronic Engineering

Related Profiles

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Scholarly Publications

IoT-Based Data Security in Smart Farming Systems

Book Chapter
Year: 2025. Pages: 241-250 .
Authors: G. S. Dhanush; Devadri Bhattacharya; J. M. Adithya; G. Kushal; M. R. Shrisha

Near Memory Computation on Basys3FPGA

Conference Paper
Year: 2024.
Authors: AnanyaS.Bhat; Shrisha M R; Anushree J; Imran S; K NandanSrinivaas

FPGA based Ultrasonic thickness measuring device

Conference Paper
Year: 2018. Pages: 779-784 .
Authors: Shrisha, M.R.; Chakraborty, N.; Mahapatra, D.R.; Sunkara, S.

Skew Reduction Technique Using the Clock Mesh Analysis in DDR IP Structural Design Development for Server ProductsSkew Reduction Technique Using the Clock Mesh Analysis in DDR IP Structural Design Development for Server Products

Other
Year: 2020.

A Review On Comparative Analysis Of 16-Bit And 32-Bit RISC Pipelined Processors By Verilog Design

Journal Article
Year: 2024.
Authors: SHRISHA M R

Machine Learning Based Parkinson’s Disease Detection Using Voice and Handwriting Analysis

Book Chapter
Year: 2024. Pages: 171-186 .
Authors: Sauransh Singh; Ruchir Kumar Kadwey; Shrey Srivatsava; Shikhar Singh; M. R. Shrisha

Machine Learning Based Parkinson’s Disease Detection Using Voice and Handwriting Analysis

Book Chapter
Year: 2024.
Authors: SHRISHA M R

Comparative Analysis of 16-bit and 32-bit RISC Pipelined Processors by Verilog Design

Journal Article
Year: 2024.
Authors: SHRISHA M R
Showing 1 to 8 of 10 publications