Abhijit  Mallik
VIDWAN ID: 121815

Dr Abhijit  Mallik

Male Doctor of Philosophy
Professor | Department of Electronic Science
UNIVERSITY OF CALCUTTA
West Bengal
Expertise: Electrical and Electronic Engineering
93 Publications
0 Projects
1542 Scopus Citations
1441 CrossRef
19 Years 5 Months Total Experience
Publications
93 Total
Articles
65
Books
1
Proceedings
27
Activity

No publication activity to display.

Scopus Scopus
1,542 Citations
21 h-index
CrossRef CrossRef
1,441 Citations
21 h-index
Google Scholar Google Scholar

Loading Scholar statistics...

Professional Recognition

No Data Found

There is currently nothing to display here.

Community & Membership

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Personal Details

Doctor of Philosophy
N/A
Professor
Apr 2007 – Present
UNIVERSITY OF CALCUTTA | Department of Electronic Science
Engineering and Technology
Electrical and Electronic Engineering

Related Profiles

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Scholarly Publications

Performance of channel engineered SDODEL MOSFET for mixed signal applications

Journal Article
Year: 2006. Pages: 687-690 .
Authors: Sarkar, P.

Source/drain impurity profile engineering of single-halo CMOS devices for analog applications

Conference Paper
Year: 2006.
Authors: Partha Sarkar; Abhijit Mallik; Chandan Kumar Sarkar

Study of the subthreshold performance and the effect of channel engineering on deep submicron single stage CMOS amplifiers

Conference Paper
Year: 2007.
Authors: Asish Debnath; Saurav Chakroborty; Chandan Kumar Sarkar; Abhjit Mallik

Performance comparison of channel engineered deep sub-micrometer pseudo SOI n-MOSFETs

Journal Article
Microelectronics Reliability. Year: 2007. Volume: 47 , Issue: 6 , Pages: 953-958 .
Authors: Partha Sarkar; Abhijit Mallik; Chandan Kumar Sarkar

Subthreshold analog performance of channel engineered SOI CMOS devices and circuits for ultra-low power analog/mixed-signal applications

Conference Paper
Year: 2007. Pages: 150-153 .
Authors: S. Chakraborty; A. Mallik; C. K. Sarkar

Subthreshold performance of dual-material gate CMOS devices and circuits for ultralow power analog/mixed-signal applications

Journal Article
IEEE Transactions on Electron Devices. Year: 2008. Volume: 55 , Issue: 3 , Pages: 827-832 .
Authors: Saurav Chakraborty; Abhijit Mallik; Chandan Kumar Sarkar

A subthreshold drain current model for deep submicron pocket implanted MOSFETs

Conference Paper
Year: 2005. Volume: 2005 , Pages: 360-361 .

A subthreshold surface potential and drain current model for lateral asymmetric channel (lac) mosfets

Journal Article
IETE Journal of Research. Year: 2006. Volume: 52 , Issue: 5 , Pages: 379-390 .
Authors: S Baishya; S Chakraborty; A Mallik; C K Sarkar
Showing 1 to 8 of 93 publications