Ministry of Education
J Dhurga Devi
VIDWAN ID: 117808

Dr J Dhurga Devi

Female Doctor of Philosophy
Assistant Professor | Department of Electronics and Communication Engineering
Anna University, Chennai (2007 - 2002)
Tamil Nadu
Expertise: Telecommunications
Scopus 49361079800
SheRNI View older version My Dashboard
9 Publications
1 Projects
34 Scopus Citations
28 CrossRef
4 Years 1 Month Total Experience
Publications
9 Total
Articles
2
Proceedings
7
Activity

No publication activity to display.

Scopus Scopus
34 Citations
3 h-index
CrossRef CrossRef
28 Citations
3 h-index
Google Scholar Google Scholar

Loading Scholar statistics...

Professional Recognition

No Data Found

There is currently nothing to display here.

Community & Membership

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Personal Details

Doctor of Philosophy
2014
N/A
Assistant Professor
Dec 2007 – Jul 2002
Anna University, Chennai | Department of Electronics and Communication Engineering
Lecturer
Jul 2002 – Mar 2005
Sri Manakula Vinayagar Engineering College
Lecturer
Feb 2001 – May 2002
Amrita Vishwa Vidyapeetham, Coimbatore
Engineering and Technology
Telecommunications

Related Profiles

Organisation (0)

No Data Found

There is currently nothing to display here.

Scholarly Work

Machine Learning Assisted Verification Methodology for Analog and Mixed Signal Circuits
Other
Role: Co-Principal Investigator
Amount: ₹30,000
Duration: 2020 – Ongoing
No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Scholarly Publications

Design of delay interpolation based differential self biased clock PLLs

Journal Article
Year: 2013. Volume: 58 , Issue: 3 , Pages: 582-588 .

Performance improvement of Maneatis PLL for microprocessor clock

Conference Paper
Year: 2011. Pages: 209-212 .
Authors: J. Dhurga Devi; P.V. Ramakrishna
DOI 10.1109/PRIME.2011.5966254 Crossref Crossref: 2 Scopus Scopus: 1

A simple and efficient oscillator based read-out scheme for LVDT

Conference Paper
Year: 2017. Pages: 1-5 .
Authors: Vinodhini, G.; Aniruddhan, S.; George, B.; Devi, J.D.; Ramakrishna, P.V.
DOI 10.1109/I2MTC.2017.7969655 Crossref Crossref: 5 Scopus Scopus: 8

Performance Analysis of Oscillator-Based Read-Out Circuit for LVDT

Journal Article
IEEE Transactions on Instrumentation and Measurement. Year: 2019. Volume: 68 , Issue: 4 , Pages: 1080-1088 .
Authors: Vinodhini Gunasekaran; Boby George; Sankaran Aniruddhan; Dhurga Devi Janardhanan; Ramakrishna Venkatraman Palur
DOI 10.1109/TIM.2018.2858038 Crossref Crossref: 14 Scopus Scopus: 15

Machine Learning based Waveform Predictions using Discrete Wavelet Transform for Automated Verification of Analog and Mixed Signal Integrated Circuits

Conference Paper
Year: 2024. Pages: 61-66 .
Authors: Devi, J.D.; Srinivasan, B.; Ravindran, S.; Parthasarathi, R.; Ramakrishna, P.; Balasubramanian, L.
DOI 10.1109/VLSID60093.2024.00015 Crossref Crossref: 3 Scopus Scopus: 3

Analysis of Machine Learning Techniques for Time Domain Waveform Prediction in Analog and Mixed Signal Integrated Circuit Verification

Conference Paper
Year: 2023. Pages: 1-9 .
Authors: Dhanasekar, V.; Gunasekaran, V.; Challa, A.; Srinivasan, B.; Devi, J.D.; Ravindran, S.; Parthasarathi, R.; Ramakrishna, P.V.; Geetha Kumar, G.; Padmanabhan, V.; Lakshmanan, G.; Balasubramanian, L.
DOI 10.1109/ISQED57927.2023.10129327 Crossref Crossref: 1 Scopus Scopus: 1

Design of a third order self biased adaptive bandwidth phase lock loop

Conference Paper
Year: 2017. Volume: 403 , Pages: 331-341 .
Authors: J. Dhurga Devi
DOI 10.1007/978-981-10-2999-8_27

Design of CMOS instrumentation amplifier using gm/ID methodology

Conference Paper
Year: 2014. Pages: 29-32 .
Authors: Deepan Eswaran; J. Dhurga Devi; P V Ramakrishna
DOI 10.1109/CIMCA.2014.7057750 Scopus Scopus: 2
Showing 1 to 8 of 9 publications