Shirshendu Das
VIDWAN ID: 105192

Dr Shirshendu Das

Male Doctor of Philosophy
Assistant Professor (Grade-I) | Department of Computer Science and Engineering
Indian Institute of Technology, Hyderabad
Telangana
Expertise: Computer Science Information Systems
56 Publications
0 Projects
223 Scopus Citations
192 CrossRef
8 Years 8 Months Total Experience
Publications
56 Total
Articles
20
Chapters
1
Proceedings
35
Activity

No publication activity to display.

Scopus Scopus
223 Citations
8 h-index
CrossRef CrossRef
192 Citations
8 h-index
Google Scholar Google Scholar

Loading Scholar statistics...

Professional Recognition

No Data Found

There is currently nothing to display here.

Community & Membership

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Personal Details

Doctor of Philosophy
2016
N/A
Assistant Professor (Grade-I)
Dec 2022 – Present
Indian Institute of Technology, Hyderabad | Department of Computer Science and Engineering
Assistant Professor
Jan 2018 – Dec 2022
Indian Institute of Technology, Ropar | Department of Computer Science and Engineering
Engineering and Technology
Computer Science Information Systems

Related Profiles

Scholarly Work

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

No Data Found

There is currently nothing to display here.

Scholarly Publications

Modelling and verification of compensating transactions using the spin tool

Conference Paper
Year: 2012. Volume: 2196 , Pages: 1163-1168 .

Victim retention for reducing cache misses in tiled chip multiprocessors

Journal Article
Microprocessors and Microsystems. Year: 2014. Volume: 38 , Issue: 4 , Pages: 263-275 .
Authors: Shirshendu Das; Hemangee K. Kapoor

RT-DVS for power optimization in multiprocessor real-time systems

Conference Paper
Year: 2014. Pages: 24-29 .
Authors: B. Venkateswarlu Naik; Shirshendu Das; Hemangee K. Kapoor

A reduced overhead replacement policy for Chip Multiprocessors having victim retention

Conference Paper
Year: 2014.
Authors: Shirshendu Das; Dhantu Buragohain; Hemangee K. Kapoor

Design and formal verification of a hierarchical cache coherence protocol for NoC based multiprocessors

Journal Article
The Journal of Supercomputing. Year: 2013. Volume: 65 , Issue: 2 , Pages: 771-796 .
Authors: Hemangee K. Kapoor; Praveen Kanakala; Malti Verma; Shirshendu Das

A formal framework for interfacing mixed-timing systems

Journal Article
Integration, the VLSI Journal. Year: 2013. Volume: 46 , Issue: 3 , Pages: 255-264 .
Authors: Shirshendu Das; Parasara Sridhar Duggirala; Hemangee K. Kapoor

Dynamic associativity management using fellow sets

Conference Paper
Year: 2013. Pages: 133-137 .
Authors: Shirshendu Das; Hemangee K. Kapoor

Towards a better cache utilization using controlled cache partitioning

Conference Paper
Year: 2013. Pages: 179-186 .
Authors: Prateek D. Halwe; Shirshendu Das; Hemangee K. Kapoor
Showing 1 to 8 of 56 publications